Method of forming a semiconductor device having CMOS structures

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438228, 438229, 438230, 438233, H01L 2170, H01L 2700

Patent

active

056630867

ABSTRACT:
Methods of planarizing one or more layers having an irregular top surface topology in a semiconductor device based on an underlying MOS structure are disclosed. Methods of creating doped wells or regions for the underlying MOS structure are also disclosed, using thick oxide growths on the surface of the substrate to mask implantation of ions into the wells. A technique for creating a pair of adjacent complementary oppositely-doped wells, such as for a CMOS structure, using a thick oxide growths as a mask is also disclosed. One of the methods of planarizing the one or more layers involves depositing, densifying and re-flowing a layer of glass on top of the topological layer. Another method of planarizing the one or more layers involves depositing, densifying and chemical-mechanically polishing the deposited and densified glass, thereby avoiding an additional temperature cycle (i.e., for re-flowing the glass) which would adversely affect underlying diffusions.

REFERENCES:
patent: 5023190 (1991-06-01), Lee et al.
patent: 5342802 (1994-08-01), Kubokoya et al.
patent: 5478761 (1995-12-01), Komori et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a semiconductor device having CMOS structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a semiconductor device having CMOS structures , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device having CMOS structures will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-307630

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.