Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-05-15
2003-04-08
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S405000, C438S288000
Reexamination Certificate
active
06545314
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to integrated circuits and particularly, but not by way of limitation, to an integrated circuit memory device using insulator traps for storing charge.
BACKGROUND OF THE INVENTION
Integrated circuit memory devices provide both volatile and nonvolatile storage of data. One goal in designing such devices is to increase the storage density so that more data can be stored in a memory device that occupies less volume. One technique of increasing storage density is described in a co-pending, commonly assigned U.S. patent application of L. Forbes, entitled “A MULTI-STATE FLASH MEMORY CELL AND METHOD FOR PROGRAMMING SINGLE ELECTRON DIFFERENCES,” Ser. No. 08/790,903, filed on Jan. 29, 1997, which disclosure is herein incorporated by reference.
The Ser. No. 08/790,903 U.S. patent application discloses a flash memory cell. The cell includes a transistor with a floating gate that is formed from a number of crystals of semiconductor material. The crystals are disposed in the gate oxide of the transistor. The size of the crystals and their distance from a surface of a semiconductor layer of the transistor are selected such that the crystals can trap a single electron by hot electron injection. Each trapped electron causes a measurable change in the drain current of the transistor. Thus, multiple data bits can be stored and retrieved by counting the changes in the drain current.
One potential shortcoming of the memory cell disclosed in the Ser. No. 08/790,903 U.S. patent application is that it does not necessarily have uniformly sized crystals. Instead, the grains have a finite grain size that may vary between individual grains. As a result, the capacitance of individual grains may also vary between individual grains. Even if such grains are capable of storing only a single electron, the resulting voltage on any particular grain may depend on the grain size. As electrons are being stored on respective grains, the resulting drain current may change in irregularly sized steps, making memory states differing only by a single stored electron difficult to distinguish. For the reasons described above, and for other reasons that will become apparent upon reading the following detailed description of the invention, there is a need for a memory cell that provides more uniformity in the step changes in drain current as single electrons are being stored on the memory cell.
SUMMARY OF THE INVENTION
The present invention provides, among other things, a memory cell that provides more uniformity in step changes in drain current as single electrons are being stored on the memory cell. In one embodiment, the invention provides a memory cell comprising an insulator carrying trap sites at a density such that the trap sites are substantially shielded from each other by intervening portions of the insulator. In another embodiment, the invention provides a memory cell comprising an insulator carrying point defect trap sites that are electrically isolated from each other by intervening portions of the insulator. In a further embodiment, the invention provides a memory cell comprising a transistor, including a source, a drain, a channel region between the source and drain, a control gate, an insulator between the control gate and the channel region, and a floating gate. The floating gate includes point defect trap sites that are carried by the insulator and electrically isolated from each other by intervening portions of the insulator.
Another aspect of the invention provides memory device comprising an array of memory cells. Each memory cell includes a transistor in which a gate insulator carries trap sites at a density such that the trap sites are substantially shielded from each other by intervening portions of the insulator. The memory device also includes addressing circuitry coupled to the array of memory cells for accessing individual memory cells in the array of memory cells, and a read circuit coupled to the memory cell array and reading data from memory cells in the array of memory cells. Another aspect of the invention provides a computer system including the memory device as described above.
Another aspect of the invention provides a method of storing and retrieving data. The method includes altering the number of electrons stored on a memory cell in trap sites carried by an insulator at a density such that the trap sites are substantially shielded from each other by intervening portions of the insulator. A resulting parameter (e.g., current, voltage, or charge) is detected. The resulting parameter is based on the number of electrons stored in the trap sites.
In summary, the memory cell provides point defect trap sites in an insulator for storing data charges. Single electrons are stored on respective point defect trap sites and a resulting parameter, such as transistor drain current, is detected. By adjusting the density of the point defect trap sites, more uniform step changes in drain current are obtained as single electrons are stored on or removed from respective trap sites. By also adjusting the trapping energy of the point defect trap sites, the memory cell provides either volatile data storage, similar to a dynamic random access memory (DRAM), or nonvolatile data storage, similar to an electrically erasable and programmable read only memory (EEPROM). The memory cell is used for storing binary or multi-state data.
REFERENCES:
patent: 3805130 (1974-04-01), Yamazaki
patent: 4173766 (1979-11-01), Hayes
patent: 4507673 (1985-03-01), Aoyama et al.
patent: 4661833 (1987-04-01), Mizutani
patent: 4939559 (1990-07-01), DiMaria et al.
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5027171 (1991-06-01), Reedy et al.
patent: 5111430 (1992-05-01), Morie
patent: 5253196 (1993-10-01), Shimabukuro
patent: 5293560 (1994-03-01), Harari
patent: 5298447 (1994-03-01), Hong
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5388069 (1995-02-01), Kokubo
patent: 5424993 (1995-06-01), Lee et al.
patent: 5430670 (1995-07-01), Rosenthal
patent: 5434815 (1995-07-01), Smarandoiu et al.
patent: 5438544 (1995-08-01), Makino
patent: 5449941 (1995-09-01), Yamazaki et al.
patent: 5467306 (1995-11-01), Kaya et al.
patent: 5477485 (1995-12-01), Bergemont et al.
patent: 5485422 (1996-01-01), Bauer et al.
patent: 5493140 (1996-02-01), Iguchi
patent: 5508543 (1996-04-01), Hartstein et al.
patent: 5627781 (1997-05-01), Hayashi et al.
patent: 5670790 (1997-09-01), Katoh et al.
patent: 5714766 (1998-02-01), Chen et al.
patent: 5754477 (1998-05-01), Forbes
patent: 5768192 (1998-06-01), Eitan
patent: 6191445 (2001-02-01), Fujiwara
patent: 03-222367 (1991-10-01), None
patent: 06-224431 (1994-08-01), None
patent: 06-302828 (1994-10-01), None
patent: 08-255878 (1996-10-01), None
Tyson, “How Flash Memory Works”, Copyright 1998-2000, www.howstuffworks.com/flash-memory.htm.*
Micron Technology, Inc., “MT28F002B5 Flash Memory” Data Sheet, Jan. 2000.*
Thomas, J., et al., “Electron Trapping Levels in Silicon Dioxide Thermally Grown in Silicon”, J. Physics and Chemistry of Solids, 33, 2197-2216 (1972).*
Miller, “Silicon Dioxide”, MIT, www.ai.mit.edu/people/tk/tks/silicon-dioxide.html.*
Tiwari et al., “A silicon nanocrystal based memory”, Appl. Physics Lett., 68, 1377-1379 (1996).*
DiMaria et al., “Capture and emission of electrons at 2.4 eV deep trap level in SiO2 films”, Physical Review B, 11, 5023-5030 (1975).*
Adler, E., et al., “The Evolution of IBM CMOS DRAM Technology”,IBM J. Res. Develop., 39 (1/2), 167-188, (1995).
Alok, D., et al., “Electrical Properties of Thermal Oxide Grown on N-type 6H-Silicon Carbide”,Applied Physcis Letters, 64, 2845-2846, (May 23, 1994).
Boeringer, D. W., et al., “Avalanche amplificaiton of multiple resonant tunneling through parallel silicon microcrystallites”,Physical Rev. B, 51, 13337-13343, (1995).
DeKeersmaecker, R., et al., “Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO(2) Layers”,J. Appl. Phys., 51, 1085-1101, (Feb. 1980).
Demichelis, F., et al., “Influence of Doping on the Structural and Optoelectronic Proper
Forbes Leonard
Geusic Joseph E.
Flynn Nathan J.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Wilson Scott R.
LandOfFree
Memory using insulator traps does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory using insulator traps, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory using insulator traps will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3059886