Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-11-09
2003-09-23
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S258000, C438S593000
Reexamination Certificate
active
06624015
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a method for manufacturing electronic devices, having non-volatile memory cells and LV transistors with salicided junctions.
BACKGROUND OF THE INVENTION
In advanced processes (gate lengths of 0.35 &mgr;m or less), the need has recently arisen to integrate EEPROM-type non-volatile memories in high-speed devices that use the technique of saliciding of the diffusions. As is known, this technique is based on the use of a layer of self-aligned silicide (“salicide”), which reduces the resistivity of the junctions. The salicide layer (typically of titanium, but also cobalt or another transition metal) is obtained by depositing a titanium layer on the entire surface of the device, and performing a heat treatment which makes the titanium react with the silicon, which is left bare on the junctions and the gate regions, such as to form titanium silicide. Subsequently, the non-reacted titanium (for example that is deposited on oxide regions), is removed by etching with an appropriate solution, which leaves the titanium silicide intact. Thereby, both the gate regions and the junctions have in parallel a layer of silicide with low resistivity (approximately 3-4 &OHgr;/square), which makes it possible to reduce the resistance in series at the transistors. The salicide technique is described for example in the article “Application of the self-aligned titanium silicide process to very large-scale integrated n-metal-oxide-semiconductor and complementary metal-oxide-semiconductor technologies” by R. A. Haken, in J. Vac. Sci. Technol. B, vol 3, No. 6, November/December 1985.
The high voltages necessary for programming non-volatile memories (greater than 16 V) are however incompatible with saliciding of the diffusions of the memory cells, since the breakdown voltage of the salicided junctions is lower than 13 V.
Process flows are thus being designed which permit integration of non-volatile memory cells and high-speed transistors with saliciding; however this integration is made difficult by the fact that these components have different characteristics, and require different process steps.
SUMMARY OF THE INVENTION
The invention thus provides a method for manufacturing non-volatile cells and high-speed transistors, which is simple, and has the lowest possible costs.
According to the present invention, a method is provided for manufacturing electronic devices, such as non-volatile memory cells and LV transistors with salicided junctions. The invention also relates to an electronic device made with the foregoing method.
REFERENCES:
patent: 5472887 (1995-12-01), Hutter et al.
patent: 5605853 (1997-02-01), Yoo et al.
patent: 5814854 (1998-09-01), Liu et al.
patent: 5888869 (1999-03-01), Cho et al.
patent: 5953611 (1999-09-01), Tanaka
patent: 5981340 (1999-11-01), Chang et al.
patent: 6020229 (2000-02-01), Yamane et al.
patent: 6023085 (2000-02-01), Fang
patent: 6171927 (2001-01-01), Sung et al.
patent: 6172407 (2001-01-01), Gardner et al.
patent: 6281077 (2001-08-01), Patelmo et al.
patent: 0 811 983 (1997-12-01), None
patent: 09283643 (1997-10-01), None
Haken, “Application of the self-aligned titanium silicide process to very large-scale integrated n-metal-oxide-semiconductor and complementary metal-oxide-semiconductor technologies,”J. Vac. Sci. Technolo. B, 3(6):1657-1663, Nov./Dec. 1985.
Maex, “Self-aligned silicidation for sub half micro technologies,”Conference Proceedings ULSI-X, 1995 Materials Research Society, pp. 405-414, 1995.
Dalla Libera Giovanna
Galbiati Nadia
Patelmo Matteo
Vajana Bruno
Chaudhari Chandra
Jorgenson Lisa K.
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
Tarleton E. Russell
LandOfFree
Method for manufacturing electronic devices having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing electronic devices having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing electronic devices having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3039288