Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-03-17
2002-10-29
Jackson, Jr., Jerome (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S233000, C438S303000, C438S586000, C438S672000, C438S675000
Reexamination Certificate
active
06472261
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the fabrication of semiconductor integrated circuit devices, and more specifically to a technique for fabricating contacts with zero offset.
2. Description of the Prior Art
Formation of field effect transistors in integrated circuits often includes the formation of lightly doped drain (LDD) regions adjacent the channel. This minimizes hot-electron effects, and improves operation of the transistor. In order to form these LDD regions using a self-aligned process, a sidewall oxide (SiO
2
) spacer is formed along side the transistor gate.
When forming the oxide sidewall spacers, it is necessary to over etch the oxide layer from which they are formed in order to insure that all contact areas are completely clear. This over etching also damages field oxide regions, and significant over etch of the field oxide regions can allow implanted dopants to penetrate through the field oxide during later source/drain formation.
Also, it is necessary to insure that substrate contacts are not misaligned so as to extend over the gate electrodes. When this type of misalignment happens, etching required to clear the contact of interlevel oxide can damage the oxide cap and sidewall spacers on the gate. Significant damage of the oxide sidewall spacer can cause a short between the sidewall and gate.
A number of processing approaches have been used to address these and other problems. One approach is to deposit a thick oxide on top of the gate prior to the gate definition etch. This provides some margin, but does not solve the problem of the required enclosure near gate electrodes.
Other approaches use additional poly layers as “landing pads” for contacts in the matrix of DRAM and SRAM devices.
As described in parent application Ser. No. 639,316, which has been incorporated herein to by reference, spacers formed of silicon nitride may be used for LDD definition. These spacers protect the gate from later over etching during contact formation, because silicon nitride and oxide can be highly selectively etched over each other.
As device geometries continue to shrink, contacts are formed which have a very high aspect ratio. This is particularly true between adjacent gate electrodes in a device having regular structure, such as a memory matrix. It is difficult to provide sufficient barrier metal at the bottom of these high aspect ratio openings to provide proper protection for the underlying substrate.
It would therefore be desirable to provide an improved technique for fabricating contacts and semiconductor integrated circuits which addresses and solves the problems described above.
SUMMARY OF THE INVENTION
Therefore, in accordance with the present invention, a technique for forming integrated circuit device contacts includes the formation of nitride spacers along side gate electrodes for LDD definition. In addition, a nitride cap layer is formed over the gate electrodes. When a contact opening is formed through the interlevel oxide dielectric, the nitride cap and sidewall spacers protect the gate electrode from damage and shorting. A highly doped poly plug is formed in the opening to make contact to the underlying substrate. Metalization is formed over the poly plug in the usual manner.
REFERENCES:
patent: 4292728 (1981-10-01), Endo
patent: 4507171 (1985-03-01), Bhatia et al.
patent: 4650543 (1987-03-01), Kishita et al.
patent: 4686000 (1987-08-01), Heath
patent: 4830971 (1989-05-01), Shibata
patent: 4931845 (1990-06-01), Ema
patent: 4997790 (1991-03-01), Woo et al.
patent: 5057902 (1991-10-01), Haskell
patent: 5075762 (1991-12-01), Kondo et al.
patent: 5108945 (1992-04-01), Matthews
patent: 5112761 (1992-05-01), Matthews
patent: 5132237 (1992-07-01), Matthews
patent: 5134083 (1992-07-01), Matthews
patent: 5154946 (1992-10-01), Zdebel
patent: 5158910 (1992-10-01), Cooper et al.
patent: 5166771 (1992-11-01), Godinho et al.
patent: 5171713 (1992-12-01), Matthews
patent: 5182225 (1993-01-01), Matthews
patent: 5206187 (1993-04-01), Doan et al.
patent: 5231055 (1993-07-01), Smith
patent: 5244826 (1993-09-01), Matthews
patent: 5286667 (1994-02-01), Lin et al.
patent: 5290728 (1994-03-01), Sato
patent: 5292677 (1994-03-01), Matthews
patent: 5373678 (1994-12-01), Hesser
patent: 5420074 (1995-05-01), Oshima
patent: 5439846 (1995-08-01), Nguyen et al.
patent: 5459354 (1995-10-01), Hara
patent: 5477074 (1995-12-01), Yen
patent: 5519239 (1996-05-01), Chu
patent: 5614756 (1997-03-01), Forouhi et al.
patent: 5691561 (1997-11-01), Goto
patent: 5817562 (1998-10-01), Chang et al.
patent: 5920780 (1999-07-01), Wu
patent: 0 477 683 (1992-04-01), None
patent: 1-122139 (1989-05-01), None
patent: 1-273347 (1989-11-01), None
patent: 4-49670 (1992-02-01), None
patent: 5-211131 (1993-08-01), None
F.H. Kusters, et al, “Self Aligned Bitline Contact for 4 Mbit DRAM,” Extended Abstracts, vol. 87-1, The Electrochem. Soc. 1987, p. 289.
IBM Technical Disclosure Bulletin vol. 32, No. 4A Sep. 1989, p. 344.
“A New Technology for Oxide Contact and Via Etch,” Semiconductor International, Aug., 1993, p. 36.
Jackson, Jr. Jerome
Jorgenson Lisa K.
Rao Shrinivas H.
STMicroelectronics Inc.
Venglarik Daniel E.
LandOfFree
Method of forming an integrated circuit contact structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an integrated circuit contact structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an integrated circuit contact structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2968718