Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-08-25
2002-08-13
Le, N. (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S754120, C324S754120, C356S237400
Reexamination Certificate
active
06433561
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to the field of inspection and analysis of specimens and, more particularly, to defect inspection and analysis of semiconductor integrated circuits.
2. Description of the Prior Art
In the semiconductor integrated circuit (IC) industry, there is a continuing demand for higher circuit packing densities. This demand of increased packing densities has led the semiconductor industry to develop new materials and processes to achieve sub-Micron device dimensions. Manufacturing IC's at such minute dimensions adds more complexity to circuits and the demand for improved methods to inspect integrated circuits in various stages of their manufacture is ever present.
Although inspection of such products at various stages of manufacture is very important and can significantly improve production yield and product reliability, the increased complexity of IC's increases the cost of such inspections, both in terms of expense and time. However, if a defect can be detected early in production, the cause of the defect can be determined and corrected before a significant number of defective IC's are manufactured.
In order to overcome the problems posed by defective IC's, IC manufacturers sometimes fabricate semiconductor defect test structures. Such defect test structures are dedicated to defect analysis. The defect test structures are fabricated such that they are sensitive to defects that occur in IC product, but are designed so that the presence of defects is more readily ascertained. Such defect test structures are often constructed on the same semiconductor substrate as the IC products.
One example of a defect test structure is found in the Copper CMP Test Mask Set designed at MIT. This test mask set is designed to quantify the dependence of the resulting copper line profile on parameters such as line pitch, line width and line aspect ratio. However, the MIT mask set is designed to be probed using conventional electrical testing in which current is passed through the device by contacting predefined pad of large area (approximately 100×100 &mgr;m
2
) with electrical probes, not by electron beam. As is well known in the art, defect detecting systems frequently utilize charged particle beams. In such systems, a charged particle beam, such as an electron beam, is irradiated on defect test structures. The interaction of the electron beam with features in the circuitry generates a number of signals in varying intensities, such as secondary electrons, back-scattered electrons, x-rays, etc. Typically, electron beam methods employ secondary electron signals for the well known “voltage contrast” technique for circuit defect detection.
The voltage contrast technique operates on the basis that potential differences in the various locations of a test structure under examination cause differences in secondary electron emission intensities. Thus, the potential state of the scanned area is acquired as a voltage contrast image such that a low potential portion of, for example, a wiring pattern might be displayed as bright (intensity of the secondary electron emission is high) and a high potential portion might be displayed as dark (lower intensity secondary electron emission). Alternatively, the system may be configured such that a low potential portion might be displayed as dark and a high potential portion might be displayed as bright.
A secondary electron detector is used to measure the intensity of the secondary electron emission that originates only at the path swept by the scanning electron beam. A defective portion can be identified from the potential state of the portion under inspection. In one form of inspection, the mismatched portion between the defective voltage contrast image and the defect free one reveals the defect location.
Thus, in such systems, the voltage contrast is simultaneously monitored for both defective and defect free circuits for each circuit manufactured. However, considering the density of IC's currently produced, the time necessary to scan voltage contrast data to perform comparisons is significant. The inspection and analysis of such circuits may take several days. Accordingly, more efficient voltage contrast inspection systems are desirable.
SUMMARY
The present invention includes a system for detecting defects in test structures. The system operates so as to provide efficient and effective testing of defects. It also includes novel test structures that provide for improved defect testing, as are described more fully below.
In one embodiment, a method of inspecting a sample is disclosed. At least a portion of the sample is illuminated. Signals received from the illuminated portion are detected, and the detected signals are processed to find defects present on the sample. The processing of the detected signals is optimized, at least in part, based upon results obtained from voltage contrast testing. In one implementation, the illumination is an optical illumination. In another embodiment, the processing comprises automated defect classification, and setup of the automated classification is optimized using the results obtained from voltage contrast testing. In another implementation, the results relate to a probability that a feature present on the sample represents an electrical defect.
In another aspect, a method of optimizing an optical measurement tool is disclosed. In step a, a test structure is inspected via voltage contrast to determine a general location of one or more killer defects and to generate a first map of such killer defects. In step b, the test structure is optically inspected to produce a plurality of optical images and a second map of optical defects. In step c, the first map and the second map are overlapped to associate the optical defects with at least a portion of the killer defects and to determine whether an optical recipe is optimized for detection of killer defects. Preferably, steps (b) and (c) are repeated under different optical recipes until the optical recipe is optimized. In yet another aspect, the optical inspection is performed on a first layer of the test structure that differs from a second layer of the test structure on which the voltage contrast inspection is performed. In another implementation, it is determined which manufacturing step is optimal for detecting killer defects. In another aspect, steps a through b are further used to periodically spot check or calibrate the optical recipes.
These and other features and advantages of the present invention will be presented in more detail in the following specification of the invention and the accompanying figures which illustrate by way of example the principles of the invention.
REFERENCES:
patent: 4644172 (1987-02-01), Sandland et al.
patent: 4902967 (1990-02-01), Flesner
patent: 5489852 (1996-02-01), Gomez
patent: 5502306 (1996-03-01), Meisburger et al.
patent: 5537669 (1996-07-01), Evans et al.
patent: 5578821 (1996-11-01), Meisberger et al.
patent: 5665968 (1997-09-01), Meisburger et al.
patent: 5717204 (1998-02-01), Meisburger et al.
patent: 5804459 (1998-09-01), Bolam
patent: 5959459 (1999-09-01), Satya et al.
patent: 6021214 (2000-02-01), Evans et al.
patent: 6061814 (2000-05-01), Sugasawara
patent: 6091249 (2000-07-01), Talbot et al.
patent: 6265232 (2001-07-01), Simmons
patent: 6292582 (2001-09-01), Lin et al.
patent: 6324298 (2001-11-01), O'Dell et al.
patent: 0 853 243 (1998-07-01), None
patent: 0 892 275 (1999-01-01), None
patent: WO 99/22310 (1999-05-01), None
patent: WO 99/22311 (1999-05-01), None
Tugbawa, et al, “Pattern and Process Dependencies in Copper Damascene Chemical Mechancial Polishing Processes, ” Jun. 1998, VLSI Multilevel Interconnect comference (VMIC)
Park et al, “Multi-Level Pattern Effects in Copper CMP, ” Oct. 1999, CMP Symposium Electrochemical Society Meeting.
Leslie Brian C.
Long Robert Thomas
Pinto Gustavo A.
Satya Akella V. S.
Tsai Bin-Ming Benjamin
Beyer Weaver & Thomas LLP
Deb Anjan K.
KLA-Tencor Corporation
Le N.
LandOfFree
Methods and apparatus for optimizing semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for optimizing semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for optimizing semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2902696