Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-06-22
2002-09-17
Meier, Stephen D. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S211000, C438S275000, C438S524000, C438S738000
Reexamination Certificate
active
06451642
ABSTRACT:
CROSS-REFERENCE TO RELATED PATENT/PATENT APPLICATIONS
The following commonly assigned patent/patent applications are hereby incorporated herein by reference:
Patent No./Serial No.
Filing Date
TI Case No.
60/068,543
12/23/97
TI-23167
60/117,774
1/29/99
TI-28594
*
*
TI-
FIELD OF THE INVENTION
This invention relates generally to the field of electronic devices and more particularly to a method for forming a embedded FLASH memory circuit with reduced processing steps.
BACKGROUND OF THE INVENTION
Electronic equipment such as televisions, telephones, radios, and computers are often constructed using semiconductor components, such as integrated circuits, memory chips, and the like. The semiconductor components are typically constructed from various microelectronic devices fabricated on a semiconductor substrate, such as transistors, capacitors, diodes, resistors, and the like. Each microelectronic device is typically a pattern of conductor, semiconductor, and insulator regions formed on the semiconductor substrate.
The density of the microelectronic devices on the semiconductor substrate may be increased by decreasing spacing between each of the various semiconductor devices. This decrease in spacing allows a larger number of such microelectronic devices to be formed on the semiconductor substrate. As a result, the computing power and speed of the semiconductor component may be greatly improved.
FLASH memory, also known as FLASH EPROM or FLASH EEPROM, is a semiconductor component that is formed from an array of memory cells with each cell having a floating gate transistor. Data can be written to each cell within the array, but the data is erased in blocks of cells. Each cell is a floating gate transistor having a source, drain, floating gate, and a control gate. The floating gate uses channel hot electrons for writing from the drain and uses Fowler-Nordheim tunneling for erasure from the source. The sources of each floating gate in each cell in a row of the array are connected to form a source line.
Embedding FLASH memory circuits in CMOS logic circuits (embedded FLASH) is finding increasing usage in building more complex integrated circuits such as digital signal processors for applications such as hard disk controllers. Traditionally, in CMOS integrated circuit fabrication, the polysilicon gates of both the NMOS and PMOS transistors were doped n-type with phosphorous through diffusion or ion implantation with no additional photolithography masks. The shrinking dimensions of the transistors in current use in CMOS integrated circuits have led to the gate of the NMOS transistors being doped n-type with this dopant being blocked from entering the gates of the PMOS transistors using a photolithographic pattern and masking step. The gates of the PMOS transistors are implanted p-type during the formation of the source and drain regions of the PMOS transistors. This process results in the proper threshold voltage in both the NMOS and PMOS transistors.
In the FLASH memory array, a continuous source line is often used to increase circuit packing density. This continuous source line is formed using a self-aligned source (SAS) process. Here, the isolation regions between the source regions of adjacent FLASH memory cell transistors are removed using a photolithography and etch process. Photolithography is used to form a patterned resist film and the exposed oxide isolation is removed using a oxide etch process. A continuous source line is then formed using ion implantation of n-type dopant species with the photoresist acting as an implant mask.
In the fabrication of embedded FLASH circuits, the CMOS transistors are masked during the SAS process and then processed separately after the formation of the FLASH memory cells and the continuous source line. This is mainly due to the inability to simultaneously etch doped and undoped polysilicon to form CMOS transistor gate structures. This masking and separate processing of the CMOS and FLASH portions of an embedded integrated circuit results in a complex process requiring many photolithographic masking levels which add tremendous cost to the process.
SUMMARY OF THE INVENTION
Accordingly, a need has arisen for a simplified process to form embedded FLASH integrated circuits. The present invention provides method that accomplishes this through a reduction in number of masking levels and improved etching processes. The method comprises: forming a photoresist film on a semiconductor substrate; patterning said photoresist film to expose a source line region in a FLASH memory array and a polycrystalline silicon film region in a CMOS circuit wherein said polycrystalline silicon film region will be used to form a gate electrode of a NMOS transistor; and simultaneously implanting said exposed source line region and said exposed polycrystalline silicon film region with a dopant ion species.
REFERENCES:
patent: 5665203 (1997-09-01), Lee et al.
patent: 5908311 (1999-06-01), Chi et al.
patent: 6033944 (2000-03-01), Shida
patent: 6071779 (2000-06-01), Mehrad et al.
patent: 6103603 (2000-08-01), Han
patent: 6265292 (2001-07-01), Parat et al.
patent: 6322714 (2001-11-01), Nallan et al.
Ambrose Thomas M.
Mehrad Freidoon
Xia Jie
Brady III W. James
Brophy Jamie L.
McLarty Peter K.
Meier Stephen D.
Telecky , Jr. Frederick J.
LandOfFree
Method to implant NMOS polycrystalline silicon in embedded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to implant NMOS polycrystalline silicon in embedded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to implant NMOS polycrystalline silicon in embedded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2899906