Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-02-20
2002-04-30
Tsai, Jey (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S253000
Reexamination Certificate
active
06380026
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming integrated circuitry memory devices, to methods of forming dynamic random access memory (DRAM) device arrays, and to semiconductor masks.
BACKGROUND OF THE INVENTION
Processing of semiconductor devices typically involves many steps in which layers of material are formed over a substrate and subsequently patterned into a desired feature or structure. Typical features or structures include conductive lines and contact openings. Each time a patterning or etching step is conducted, certain risks arise which can jeopardize the integrity of a wafer being processed. For example, a mask misalignment error can cause a subsequent etch to undesirably etch into wafer or substrate structure which can cause catastrophic failure. Accordingly, a need exists to reduce the number of processing steps utilized in the formation of integrated circuitry.
This invention arose out of concerns associated with reducing the number of processing steps needed in the formation of integrated circuitry. This invention also arose out of concerns associated with improving the manner in which integrated circuitry memory devices, and in particular DRAM devices are fabricated.
SUMMARY OF THE INVENTION
Methods of forming integrated circuitry memory devices are described. In a preferred implementation, methods of forming DRAM arrays are described. According to one aspect of the invention, a plurality of continuous active areas are formed relative to a semiconductive substrate. A plurality of word lines and active area isolation lines are formed over the continuous active areas. An insulative layer is formed over the word lines and active area isolation lines and in a common masking step, both capacitor contact openings and bit line contact openings are patterned over the insulative layer. Subsequently, capacitor contact openings and bit line contact openings are etched through the insulative layer over the continuous active area. In a preferred implementation, the capacitor contact openings and the bit line contact openings are contemporaneously patterned and etched. Subsequently, conductive material is formed within the openings to provide conductive plugs. Capacitors and bit lines are then formed to be in electrical communication with the respective conductive plugs within the respective capacitor contact openings or bit line contact openings.
REFERENCES:
patent: 4994893 (1991-02-01), Ozaki et al.
patent: 5248628 (1993-09-01), Okabe et al.
patent: 5279989 (1994-01-01), Kim
patent: 5536672 (1996-07-01), Miller et al.
patent: 5581093 (1996-12-01), Sakamoto
patent: 5604147 (1997-02-01), Fischer et al.
patent: 5763286 (1998-06-01), Figura et al.
patent: 5789304 (1998-08-01), Fischer et al.
patent: 5792687 (1998-08-01), Jeng et al.
patent: 5940676 (1999-08-01), Fazan et al.
patent: 4028488 (1991-03-01), None
patent: WO 94/00875 (1994-01-01), None
patent: 0 756 327 (1997-01-01), None
patent: 03 205868 (1991-09-01), None
patent: 08 078640 (1996-03-01), None
LandOfFree
Processing methods of forming integrated circuitry memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing methods of forming integrated circuitry memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing methods of forming integrated circuitry memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2853793