Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2000-07-31
2002-04-02
Nguyen, Ha Tran (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S303000, C438S304000, C438S592000, C438S594000, C438S595000, C438S596000, C438S655000, C438S656000, C438S657000
Reexamination Certificate
active
06365497
ABSTRACT:
BACKGROUND OF THE INVENTION
1. The Field of the Invention
The present invention relates the manufacture of a semiconductor device on a substrate assembly, where the substrate assembly is a substrate having one or more layers or structures formed thereon. More specifically, the present invention relates to the fabrication of a polysilicon structure used in the manufacture of a semiconductor device on a substrate assembly. Even more specifically, the present invention relates to techniques for improving is the conductivities of a silicided gate structure and a, silicided interconnect structure on a substrate assembly.
2. The Relevant Technology
Polycrystalline silicon (polysilicon) is the preferred material for gate electrodes in MOSFET structures. Polysilicon is advantageous over metal gate electrodes as it can withstand much higher subsequent processing temperatures before eutectic temperatures are reached. Polysilicon is readily deposited on bulk silicon or SiO2 using low pressure chemical vapor deposition (LPCVD), and the resistivities of doped polysilicon films are less than those of doped epitaxial or bulk silicon layers.
As the drive toward integrating more active devices on a single integrated circuit necessitates the fabrication of increasingly small MOSFET structures, the resistance of the MOSFET gate becomes a limiting factor in device speed. As such, it is beneficial to use materials with the lowest possible sheet resistivities for making contact with the polysilicon gate structure. To this end it is well known that refractory metal suicides can be readily formed on polysilicon MOSFET gate structures using conventional sputtering, deposition, and annealing processes. The refractory metal silicides have low sheet resistivities after annealing and also form low resistance ohmic contacts with commonly used interconnect metals.
Of all the available silicides, titanium disilicide (TiSi
2
) is preferred due to its inherent low sheet resistivity when annealed to the C54 crystalline phase thereof. To obtain the desired low resistivity requires high temperature annealing in a range from about 700° C. to about 1100° C. Numerous techniques for creating TiSi
2
films on MOSFET gate, source, and drain electrodes are used to obtain the desired low sheet resistivity. An example of such a technique is the chemical vapor deposition (CVD) of either pure titanium metal or stoichiometric titanium silicide (TiSi
x
), with subsequent annealing steps to convert the layer to TiSi
2
in the C54 crystalline phase thereof.
Limitations are known to exist with respect to the processing of TiSi
x
films, particularly as MOSFET transistor geometries are scaled down to deep submicron dimensions. It is known that the lowest obtainable sheet resistivities of annealed TiSi
2
films are only achieved when the silicide completely transforms to the C54 crystalline phase. It has more recently been discovered that achieving complete C54 crystalline phase transformation as conductor line width dimensions are scaled below about 0.5 microns requires increasingly higher processing temperatures. Such higher processing temperatures create problems such as induced layer defects due to the agglomeration of the silicided metal, and other problems. An agglomeration of a TiSi
x
film on a polysilicon gate having a length below about 0.25 microns can cause an increase in resistance from a normal 1-2 Ohms per square to 20-30 times the resistance.
Accordingly, it would be an advance in the art to fabricate semiconductor interconnects, conductors, and transistor gates using established, reliable processing methods and materials, each of which have a suitably low resistivity so that overall semiconductor device speed and performance is maintained when such structures are scaled down to deep submicron dimensions.
SUMMARY OF THE INVENTION
The present invention describes novel methods of making gate structures and interconnect line structures having complex surfaces, which are useful in the fabrication of semiconductor devices. The geometries of the structures, when combined with fabrication methods disclosed, provide for significantly increased areas of exposed polysilicon or amorphous silicon material on which refractory metal layers can be deposited. As such, there is a significant increase in the total cross-sectional area of the regions over which polycide regions (e.g. refractory metal silicides) may potentially be formed in subsequent annealing steps. The increased cross-sectional area of the polycide regions compensates for the increase in polycide sheet resistivity which is observed as semiconductor device geometries are scaled to deep submicron line widths, thereby reducing the effective series resistance of the gate or conductor line structures and of the contact interfaces thereto. Furthermore, when the refractory metal layer consists of titanium metal or as-deposited titanium silicide, the increased surface area may contribute to a lowering of processing temperatures required to achieve a complete transformation of the titanium silicide to the C54 crystalline phase, thereby lowering the overall sheet resistivity in addition to increasing the surface area. The increase in surface area of polycide regions can be accomplished by forming various structures having surfaces upon which the polycide regions are formed.
REFERENCES:
patent: 5147820 (1992-09-01), Chittipeddi et al.
patent: 5518958 (1996-05-01), Giewont et al.
patent: 5545578 (1996-08-01), Park et al.
patent: 5569945 (1996-10-01), Hong
patent: 5576228 (1996-11-01), Chen et al.
patent: 5616941 (1997-04-01), Roth et al.
patent: 5616948 (1997-04-01), Pfiester
patent: 5698072 (1997-12-01), Fukuda
patent: 5753546 (1998-05-01), Koh et al.
patent: 6037228 (2000-03-01), Hsu
patent: 6040241 (2000-03-01), Lee et al.
patent: 6127251 (2000-10-01), Gardener et al.
W.R. Hunter, et al., New Edge-Defined Vertical-Etch Approaches for Submicrometer Mosfet Fabrication, IEEE, 1980, pp. 764-767.
Micro)n Technology, Inc.
Nguyen Ha Tran
Workman & Nydegger & Seeley
LandOfFree
Method for making an I - shaped access transistor having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making an I - shaped access transistor having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making an I - shaped access transistor having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2853792