Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-11-14
2002-07-23
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S528000, C438S530000
Reexamination Certificate
active
06423601
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method of forming well-shaped, boron-doped regions in a semiconductor substrate, whereby a desired retrograde boron concentration distribution profile is obtained. The present invention has particular utility in the manufacture of MOS-type transistor devices and semiconductor integrated circuits with improved processing methodology resulting in increased reliability and quality, increased manufacturing throughput, and reduced fabrication cost. The present invention is also useful in the manufacture of CMOS semiconductor devices and has particular applicability in fabricating high-density integration semiconductor devices with design features below about 0.18 &mgr;m, e.g., about 0.15 &mgr;m.
BACKGROUND OF THE INVENTION
The escalating requirements for high density and performance associated with ultra large scale integration (ULSI) semiconductor devices requires design features of 0.18 &mgr;m and below, such a 0.15 &mgr;m and below, increased transistor and circuit speeds, high reliability, and increased manufacturing throughput for economic competitiveness. The reduction of design features to 0.18 &mgr;m and below challenges the limitations of conventional semiconductor manufacturing techniques.
As feature sizes of MOS and CMOS devices have decreased to the sub-micron range, so-called “short-channel” effects have arisen which tend to limit device performance. For n-channel MOS transistors, the major limitation encountered is caused by hot-electron-induced instabilities. This problem occurs due to high electrical fields between the source and the drain, particularly near the drain, such that charge carriers, either electrons or holes, are injected into the gate or semiconductor substrate. Injection of hot carriers into the gate can cause gate oxide charging and threshold voltage instabilities which accumulate over time and greatly degrade device performance. In order to counter and thus reduce such instabilities, shallow junction, lightly- or moderately-doped source/drain extension-type transistor structures have been developed, as described below.
For p-channel MOS transistors, the major “short-channel” effect which limits performance arises from “punch-through” effects which occur with relatively deep junctions. In such instances, there is a wider sub-surface depletion effect and it is easier for the field lines to go from the drain to the source, resulting in the above-mentioned “punch-through” current problems and device shorting. To minimize this effect, relatively shallow junctions are employed in forming p-channel MOS-type transistors.
The most satisfactory solution to date of hot carrier instability problems of MOS- and CMOS-type devices is the provision of lightly- or moderately-doped source/drain extensions driven just under the gate region, while the heavily-doped source/drain regions are laterally displaced away from the gate by use of a pair of spacers on opposite sidewalls of the gate. Such structures are particularly advantageous because they do not have problems with large lateral diffusion and the channel length can be set precisely.
However, in the case of p-channel MOS and CMOS devices, formation of p-type junctions having desired characteristics (e.g., depth, doping concentration profiles, etc.) by boron doping is problematic, principally due to the ease with which boron atoms diffuse in silicon semiconductor substrates. The rapidity of boron dopant atom diffusion upon thermal treatment for post-implantation activation/lattice damage relaxation disadvantageously results in a relatively flat concentration distribution profile, whereas a retrograde concentration distribution profile, i.e., a profile exhibiting a maximum or peak boron concentration at a preselected depth below the semiconductor substrate surface, is desirable and preferred for suppression of “short-channel” effects and maintenance of high channel mobility.
Thus a need exists for improved semiconductor manufacturing methodology for fabricating p-channel MOS and CMOS transistors which does not suffer from the above-described drawback associated with the rapid diffusion of boron atoms in silicon semiconductor substrates. Moreover, there exists a need for an improved process for fabricating MOS transistor-based devices with reduced short-channel effects and high channel mobility, which process is fully compatible with conventional process flow and provides increased manufacturing throughput and product yield.
The present invention fully addresses and solves the above-described drawback attendant upon conventional processing for forming submicron-dimensioned p-channel MOS and CMOS transistors for use in high-density integrated semiconductor devices, particularly in providing a process for forming boron-doped p-type wells in silicon semiconductor substrates, wherein the boron concentration distribution profile is advantageously retrograde-shaped, with a maximum or peak boron concentration at a preselected depth below the substrate surface, whereby “short-channel” effects are suppressed while maintaining high channel mobility.
DISCLOSURE OF THE INVENTION
An advantage of the present invention is an improved method for forming a boron-doped region in a semiconductor substrate, having a preselected maximum or peak boron concentratioh at a preselected depth below the surface of the substrate.
Another advantage of the present invention is an improved method for forming a boron-doped region in a semiconductor substrate, having a retrograde-shaped boron concentration distribution profile with a maximum or peak boron concentration at a preselected depth below the substrate surface.
Still another advantage of the present invention is an improved method for manufacturing a MOS transistor having at least one pair of boron-doped, well-shaped regions formed in a semiconductor substrate, each of the boron-doped well regions having a retrograde-shaped boron concentration distribution profile with a maximum or peak boron concentration at a preselected depth below the substrate surface.
Yet another advantage of the present invention is a silicon-based, MOS-type transistor device comprising boron-doped well regions each having a retrograde-shaped boron concentration distribution profile with a maximum or peak boron concentration at a preselected depth below the surface of a silicon semiconductor substrate and formed by the method of the present invention.
Additional advantages and other features of the present invention will be set forth in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the instant invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.
According to an aspect of the present invention, the foregoing and other advantages are achieved in part by a method of forming a boron-doped region in a semiconductor, the boron-doped region having a retrograde-shaped boron concentration distribution profile exhibiting a maximum or peak boron concentration at a preselected depth below a surface of the semiconductor, which method comprises the steps of:
(a) providing a semiconductor having a surface;
(b) implanting nitrogen ions into the semiconductor surface, the implantation conditions chosen for providing a preselected, approximately parabolically-shaped nitrogen concentration distribution profile within the semiconductor with a peak nitrogen concentration at a depth below the semiconductor surface substantially corresponding to the preselected depth;
(c) implanting boron or boron-containing ions into the semiconductor surface, the implantation conditions chosen for providing a preselected, approximately parabolically-shaped boron concentration distribution profile within the semiconductor with a peak boron concentration at a depth below the semiconductor surface which is above, below, or substantially at the depth of the nitrogen concentration peak; and
(d
Hao Ming Yin
Ishida Emi
Advanced Micro Devices , Inc.
Chaudhari Chandra
LandOfFree
Retrograde well structure formation by nitrogen implantation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Retrograde well structure formation by nitrogen implantation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Retrograde well structure formation by nitrogen implantation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2820363