Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-06-10
2008-06-10
Nhu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S680000, C438S692000, C257SE21170, C257SE21304, C257SE21229, C257SE21231, C257SE21293, C257SE21632
Reexamination Certificate
active
07384833
ABSTRACT:
In one embodiment, a self-aligned contact (SAC) trench structure is formed through a dielectric layer to expose an active region of a MOS transistor. The SAC trench structure not only exposes the active region for electrical connection but also removes portions of a stress liner over the active region. This leaves the stress liner mostly on the sidewall and top of the gate of the MOS transistor. Removing portions of the stress liner over the active region substantially removes the lateral component of the strain imparted by the stress liner on the substrate, allowing for improved drive current without substantially degrading a complementary MOS transistor.
REFERENCES:
patent: 5683922 (1997-11-01), Jeng et al.
patent: 5798278 (1998-08-01), Chan et al.
patent: 5804846 (1998-09-01), Fuller
patent: 6200848 (2001-03-01), Lin et al.
patent: 6350665 (2002-02-01), Jin et al.
patent: 6440791 (2002-08-01), Gau
patent: 6943126 (2005-09-01), Narayanan et al.
patent: 2005/0247926 (2005-11-01), Sun et al.
H.S. Yang, et al., “Dual Stress Liner for High Performance sub-45nm Gate Length SOI CMOS Manufacturing,” IEDM Tech. Dig., pp. 1075-1078, Dec. 2004.
PCT International Search Report for PCT/US07/03352 mailed Sep. 24, 2007; total of 2 sheets.
Levy Sagy Charel
Polishchuk Igor
Ramkumar Krishnaswamy
Cypress Semiconductor Corporation
Nhu David
Okamoto & Benedicto LLP
LandOfFree
Stress liner for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stress liner for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress liner for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2809748