System and method for digital logic testing

Details System and method for digital logic testing System and method for digital logic testing

2011-03-01

2011-03-01

Trimmings, John P (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S738000, C714S724000, C714S037000, C714S726000, C714S729000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07900112

ABSTRACT:
Some embodiments provide a method of digital logic design and digital logic testing of logic under test, the logic including latches, the latches including measure latches, which are latches that measure focal faults more than other latches, and care bit latches, which are latches that require specific input values to test a fault, wherein a focal fault is a randomly selected untested fault in the logic under test, the method comprising generating test patterns for the logic under test; fault simulating the test patterns on the logic under test; ranking measure latches based on the number of focal faults they respectively measure; and tracing back a number of levels from at least some of the highest ranked measure latches and inserting test observe latches. Other methods and systems are also provided.

REFERENCES:
patent: 5187712 (1993-02-01), Malleo-Roach et al.
patent: 6301688 (2001-10-01), Roy
patent: 6385750 (2002-05-01), Kapur et al.
patent: 6532571 (2003-03-01), Gabrielson et al.
patent: 6636995 (2003-10-01), Dean et al.
patent: 6651197 (2003-11-01), Wildes et al.
patent: 6671838 (2003-12-01), Koprowski et al.
patent: 2002/0116690 (2002-08-01), Lackey
Geuzebroek et al, “Test Point Insertion for Compact Test Sets”, Paper 10.4, Proceedings of ITC International Test Conference, Atlantic City N J, Oct. 2000, pp. 292-301.
Nakao et al., “Low Overhead Test Point Insertion for Scan-Based BIST”, ITC International Test Conference 1999, pp. 348-357.
Geuzebroek et al, “Test Point Insertion for Compact Test Sets”, Paper 10.4, Proceedings of ITC International Test Conference, Atlantic City NJ, Oct. 2000, pp. 292-301.

Affiliated with

Also associated with

Rating

System and method for digital logic testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for digital logic testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for digital logic testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2766837