Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-04-22
2008-04-22
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S258000, C438S260000, C438S261000, C438S266000, C438S288000, C438S593000
Reexamination Certificate
active
07361543
ABSTRACT:
An integrated circuit and method of forming an integrated circuit having a memory portion minimizes an amount of oxidation of nanocluster storage elements in the memory portion. A first region of the integrated circuit has non-memory devices, each having a control electrode or gate formed of a single conductive layer of material. A second region of the integrated circuit has a plurality of memory cells, each having a control electrode of at least two conductive layers of material that are positioned one overlying another. The at least two conductive layers are at substantially a same electrical potential when operational and form a single gate electrode. In one form each memory cell gate has two polysilicon layers overlying a nanocluster storage layer.
REFERENCES:
patent: 6297095 (2001-10-01), Muralidhar et al.
patent: 6320784 (2001-11-01), Muralidhar et al.
patent: 6444545 (2002-09-01), Sadd et al.
patent: 6794712 (2004-09-01), Fujiwara
patent: 6808992 (2004-10-01), Ko et al.
patent: 6958265 (2005-10-01), Steimle et al.
patent: 6964902 (2005-11-01), Steimle et al.
patent: 7015090 (2006-03-01), Okazaki et al.
patent: 7091089 (2006-08-01), Steimle
patent: 7091130 (2006-08-01), Rao et al.
patent: 2003/0222306 (2003-12-01), Hoefler et al.
patent: 2004/0212019 (2004-10-01), Shinohara et al.
patent: 2004/0266107 (2004-12-01), Chindalore et al.
patent: 2005/0287729 (2005-12-01), Steimle
patent: 2006/0003529 (2006-01-01), Baker
patent: 2006/0160311 (2006-07-01), Rao et al.
patent: 2006/0199335 (2006-09-01), Rao et al.
Cavins et al., “A Nitride-Oxide Blocking Layer for Scaled SONOS Non-Volatile Memory,”Motorola, Inc., Jan. 10, 2002, 5 pages.
Cavins et al., “Integrated Stacked Gate Oxide and Interpoly Oxide,”Motorola, Inc.,, Nov. 1996, pp. 93-94.
Muralidhar Ramachandran
Steimle Robert F.
White Bruce E.
Freescale Semiconductor Inc.
Hill Susan C.
King Robert L.
Smith Zandra V.
Thomas Toniae M
LandOfFree
Method of forming a nanocluster charge storage device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a nanocluster charge storage device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a nanocluster charge storage device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2766730