Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-06-14
2011-06-14
Bonzo, Bryce P (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07962784
ABSTRACT:
A scheme for block substitution within a flash memory device is disclosed which uses a programmable look-up table to store new addresses for block selection when certain input block addresses are received. The new addresses are loaded into a programmable fuse latch each time an address transition is detected in the input address. The new addresses may contain block addresses or block and bank addresses.
REFERENCES:
patent: 5325334 (1994-06-01), Roh et al.
patent: 5355339 (1994-10-01), Oh et al.
patent: 5469390 (1995-11-01), Sasaki et al.
patent: 5758056 (1998-05-01), Barr
patent: 6035432 (2000-03-01), Jeddeloh
patent: 6195762 (2001-02-01), Shore
patent: 6205515 (2001-03-01), Huang
patent: 6240525 (2001-05-01), Chiang
patent: 2004/0003315 (2004-01-01), Lakhani et al.
Lakhani Vinod
Louie Benjamin
Bonzo Bryce P
Dickstein & Shapiro LLP
Micro)n Technology, Inc.
LandOfFree
Repairable block redundancy scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Repairable block redundancy scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Repairable block redundancy scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2742497