Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-04-05
2011-04-05
Zarneke, David A (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S149000, C438S674000, C257SE21174, C257SE21295, C257SE21479
Reexamination Certificate
active
07919411
ABSTRACT:
As a semiconductor device, specifically, a pixel portion included in a semiconductor device is made to have higher precision and higher aperture ratio, it is required to form a smaller wiring in width. In the case of forming a wiring by using an ink-jet method, a dot spreads on a wiring formation surface, and it is difficult to narrow width of a wiring. In the present invention, a photocatalytic substance typified by TiO2is formed on a wiring formation surface, and a wiring is formed by utilizing photocatalytic activity of the photocatalytic substance. According to the present invention, a narrower wiring, that is, a smaller wiring in width than a diameter of a dot formed by an ink-jet method can be formed.
REFERENCES:
patent: 5598285 (1997-01-01), Kondo et al.
patent: 5737051 (1998-04-01), Kondo et al.
patent: 6090489 (2000-07-01), Hayakawa et al.
patent: 6124915 (2000-09-01), Kondo et al.
patent: 6341004 (2002-01-01), Kondo et al.
patent: 6369410 (2002-04-01), Yamazaki et al.
patent: 6514801 (2003-02-01), Yudasaka et al.
patent: 6613614 (2003-09-01), Yamazaki et al.
patent: 6724455 (2004-04-01), Kondo et al.
patent: 6734029 (2004-05-01), Furusawa
patent: 6833225 (2004-12-01), Ooishi
patent: 6846616 (2005-01-01), Kobayashi et al.
patent: 7119026 (2006-10-01), Honda et al.
patent: 7205096 (2007-04-01), Park et al.
patent: 2002/0063822 (2002-05-01), Kondo et al.
patent: 2002/0096681 (2002-07-01), Yamazaki et al.
patent: 2003/0129321 (2003-07-01), Aoki
patent: 2004/0189923 (2004-09-01), Kondo et al.
patent: 2005/0163938 (2005-07-01), Yamazaki et al.
patent: 0588568 (1994-03-01), None
patent: 0916992 (1999-05-01), None
patent: 1061404 (2000-12-01), None
patent: 1113502 (2001-07-01), None
patent: 06-273803 (1994-09-01), None
patent: 09-179142 (1997-07-01), None
patent: 09-260808 (1997-10-01), None
patent: 11-261076 (1999-09-01), None
patent: 11-340129 (1999-12-01), None
patent: 2001-179167 (2001-07-01), None
patent: 2002-190598 (2002-07-01), None
patent: 2003-058077 (2003-02-01), None
patent: 2003-178872 (2003-06-01), None
patent: 2003-197612 (2003-07-01), None
patent: 2003-209339 (2003-07-01), None
patent: 2003-209340 (2003-07-01), None
patent: 2003-229579 (2003-08-01), None
patent: WO 00/59040 (2000-10-01), None
Japan Search Report, Application No. 2003-344202 mailed Jul. 26, 2005.
Nakamura Osamu
Ogino Kiyofumi
Costellia Jeffrey L.
Nixon & Peabody LLP
Semiconductor Energy Laboratory Co,. Ltd.
Zarneke David A
LandOfFree
Method for manufacturing wiring, thin film transistor, light... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing wiring, thin film transistor, light..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing wiring, thin film transistor, light... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2733396