Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2011-04-12
2011-04-12
Le, Vu A (Department: 2824)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S174000, C365S168000
Reexamination Certificate
active
07924604
ABSTRACT:
A stacked memory cell for use in a high-density static random access memory is provided that includes first and second pull-down transistors formed in a first layer, a pass transistor connected between a gate of the second pull-down transistor and a bit line and formed in the first layer and a first and second pull-up transistors formed in a second layer located above the first layer and connected with the first and second pull-down transistors respectively to form an inverter latch. With the construction of a stacked memory cell having a lone pass transistor, cell size is reduced compared to a conventional six-transistor cell, and driving performance of the pass transistor can be improved.
REFERENCES:
patent: 5453950 (1995-09-01), Voss et al.
patent: 5867443 (1999-02-01), Linderman
patent: 6271542 (2001-08-01), Emma et al.
patent: 6940746 (2005-09-01), Kushida
patent: 7098478 (2006-08-01), Takaura et al.
patent: 2002/0020886 (2002-02-01), Rockett
patent: 2006/0028861 (2006-02-01), Han et al.
patent: 09-293380 (1997-11-01), None
patent: 10-188570 (1998-07-01), None
patent: 2004-259352 (2004-09-01), None
Cho Uk-Rae
Yang Hyang-Ja
Le Vu A
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
Yang Han
LandOfFree
Stacked memory cell for use in high-density CMOS SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked memory cell for use in high-density CMOS SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked memory cell for use in high-density CMOS SRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2631928