Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2011-01-04
2011-01-04
Patel, Nitin C (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S375000, C375S240280, C375S293000, C375S354000, C375S355000, C375S356000, C375S359000, C375S360000
Reexamination Certificate
active
07865756
ABSTRACT:
A system includes a system controller and a configuration of series-connected semiconductor devices. Such a device includes an input for receiving a clock signal originating from a previous device, and an output for providing a synchronized clock signal destined for a succeeding device. The device further includes a clock synchronizer for producing the synchronized clock signal by processing the received clock signal and an earlier version of the synchronized clock signal. The device further includes a device controller for adjusting a parameter used by the clock synchronizer in processing the earlier version of the synchronized clock signal. The system controller has an output for providing a first clock signal to a first device, and an input for receiving a second clock signal from a second device. The second clock signal corresponds to a version of the first clock signal that has undergone processing by a clock synchronizer in at least one of the devices. The system controller further includes a detector for processing the first and second clock signals to detect a phase difference therebetween; and a synchronization controller for commanding an adjustment to the clock synchronizer in at least one of the devices based on the phase difference detected by the detector.
REFERENCES:
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5475854 (1995-12-01), Thomsen et al.
patent: 5729683 (1998-03-01), Le et al.
patent: 5768173 (1998-06-01), Seo et al.
patent: 5806070 (1998-09-01), Norman et al.
patent: 6052331 (2000-04-01), Araki et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6148363 (2000-11-01), Lofgren et al.
patent: 6304921 (2001-10-01), Rooke
patent: 6317812 (2001-11-01), Lofgren et al.
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6928501 (2005-08-01), Andreas et al.
patent: 6944697 (2005-09-01), Andreas
patent: 6950325 (2005-09-01), Chen
patent: 7031221 (2006-04-01), Mooney et al.
patent: 7032039 (2006-04-01), DeCaro
patent: 7168027 (2007-01-01), Lee et al.
patent: 7752364 (2010-07-01), Oh et al.
patent: 2001/0009530 (2001-07-01), Maeda
patent: 2001/0050856 (2001-12-01), Matsuzaki
patent: 2007/0076479 (2007-04-01), Kim et al.
patent: 2007/0076502 (2007-04-01), Pyeon et al.
patent: 2007/0086268 (2007-04-01), Shaetfer et al.
patent: 2007/0096774 (2007-05-01), Yang et al.
patent: 2007/0186034 (2007-08-01), Mes
patent: 2007/0233903 (2007-10-01), Pyeon
patent: 2007/0234071 (2007-10-01), Pyeon
patent: 2008/0140899 (2008-06-01), Oh et al.
patent: 2008/0140916 (2008-06-01), Oh et al.
patent: 2009/0129184 (2009-05-01), Schuetz
patent: 2005/106888 (2005-11-01), None
patent: 2007/013444 (2007-02-01), None
patent: 2007/036048 (2007-04-01), None
patent: 2007/109886 (2007-10-01), None
patent: 2008/022454 (2008-02-01), None
patent: PCT/CA2007/002092 (2008-02-01), None
patent: PCT/CA2008/000237 (2008-05-01), None
patent: 2008/067652 (2008-06-01), None
patent: 2008/074126 (2008-06-01), None
PCT/CA2007/002092 (ISR), Feb. 26, 2008, Mosaid Technologies.
Stephen L. Diamond, “SyncLink: High-speed DRAM for the future”, Micro Standards, IEEE Micro, Dec. 1996, pp. 74-75.
Stein Gjessing et al., “A RAM link for high speed”, IEEE Spectrum, Oct. 1992, pp. 52-53.
Stein Gjessing et al., “RamLink: A High-Bandwidth Point-to-Point Memory Architecture”, Copyright 1992 IEEE, pp. 328-331.
Stein Gjessing et al., “Performance of the RamLink Memory Architcture”, Copyright 1994 IEEE, pp. 154-162.
John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
Yoichi Oshima et al., “High-Speed Memory Architectures for Multimedia Applications”, IEEE, Circuits & Devices, Jan. 1997, pp. 8-13.
Joseph Kennedy et al.,“A 2Gb/s Point-to-Point Heterogeneous Voltage Capable DRAM Interface for Capacity-Scalable Memory Subsystems”,IEEE ISSCC 2004/Session 11/DRAM/11.8,10 pgs.
Jae-Kwan Kim et al., “A 3.6Gb/s/pin Simultaneous Bidirectional (SBD) I/O Interface for High-Speed DRAM”, IEEE ISSCC 2004 / Session 22 / DSL and Multi-Gb/s I/O / 22.7, 8 pgs.
Craig L. King et al., “Communicating with Daisy Chained MCP42XXX Digital Potentiometers”, MICROCHIP AN747, 2001 Microchip Technology Inc., 8 pages.
“1024K I2CTM CMOS Serial EEPROM”, MICROCHIP 24AA1025/24LC1025/24FC1025, 2006 Microchip Technology Inc., 22 pages.
“How to Use OTP Registers for Security Applications”, Application Note 717, Oct. 1999, Intel Corporation, 10 pages.
Intel, “Clocking—Lecture 2 and 3, Purpose—Clocking Design Topics”, http://download.intel.com/education/highered/signal/ELCT865/Class2—3—4—Clocking.ppt, Dec. 4, 2002, 42 pages.
ATMEL—“8-megabit 2.5-volt Only or 2.7-volt Only DataFlash”—AT5DB081B, Rev. 2225H-DFLSH-10/04, Atmel Corporation 2004, 33 pages.
ST—M25P20—“2Mbit, Low Voltage, Serial Flash Memory With 40MHz SPI Bus Interface”, Aug. 2005, STMicroelectronics, 40 pages.
SST—“16 Mbit SPI Serial Flash”—SST25VF016B, Preliminary Specifications, 2005 Silicon Storage Technology, Inc., 28 pages.
“The I2C-Bus Specification”, Version 2.1, Jan. 2000, Philips Semiconductors, 46 pages.
FBDIMM—“DDR2 Fully Buffered DIMM” 240pin FBDIMMs based on 512Mb C-die (RoHS complaint)—DDR2 SDRAM, Rev. 1.3—Sep. 2006, Samsung Electronics, 32 pages.
K9K8GO8U1M—K9F4G08U0M—“K9XXG08UXM”—Preliminary Flash Memory, Samsung Electronics, 43 pages.
S70GL0IGN00 MirrorBit Flash, Publication No. S70GL0IGN00—00, Revision A, Amendment I, Issue Date Jun. 1, 2005, Spansion LLC, 83 pages.
“IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RamLink)”, IEEE Standards Board Mar. 19, 1996, 98 pages.
“Intel StrataFlash Wireless Memory (L18)”—28F640L18, 28F128L18, 28F256L18, Order No. 251902, Revision: 010, Aug. 2005, 106 pages.
“A Practical Guide to Serial Storage Architecture for AIX”, IBM Corporation, International Technical Support Organization, First Edition (Jul. 1996), 196 pages.
“HyperTransport I/O Link Specification”, Revision 3.00, Document #HTC20051222-0046-0008, 2001-2006 HyperTransport Technology Consortium, Apr. 21, 2006, 428 pages.
“HyperTransport I/O Link Specification”, Revision 3.00a, Document #HTC20051222-0046-0017, 2001-2006 HyperTransport Technology Consortium, Nov. 22, 2006, 443 pages.
PCT/CA2008/000237 (ISR), May 20, 2008, Mosaid Technologies.
International Search Report mailed on Apr. 23, 2009 in connection with International Patent Application No. PCT/CA2008/002108, 4 pages.
Written Opinion of the International Searching Authority mailed on Apr. 23, 2009 in connection with International Patent Application No. PCT/CA2008/002108, 6 pages.
IEEE, “A2Gb/s Point-to-Point Heterogeneous Voltage Capable DRAM Interface for Capacity-Scalable Memory Subsystems”, 2004 IEEE International Solid-State Circuits Conference, ISSCC 2004 / Session 11 / DRAM / 11.8, 10 pages.
IEEE, “A 3.6Gb/s/pin Simultaneous Bidirectional (SBD) I/O Interface for High-Speed DRAM”, 2004 IEEE International Solid-State Circuits Conference, ISSCC 2004 / Session 22 / DSL and Multi-Gb/s I/O / 22.7, 8 pages.
Craig L. King et al., Microchip AN747, “Communicating with Daisy Chained MCP42XXX Digital Potentiometers”, 2001 Microchip Technology Inc., 8 pages.
Mosaid Technologies Incorporated
Patel Nitin C
LandOfFree
Methods and apparatus for clock signal synchronization in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for clock signal synchronization in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for clock signal synchronization in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2628855