Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2011-06-28
2011-06-28
Crawford, Jason M (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C326S028000, C326S073000, C326S077000, C326S115000, C327S491000
Reexamination Certificate
active
07969189
ABSTRACT:
System and method for a clock driver. An input taking circuit is used for receiving small-signal logic inputs. A voltage follower circuit is coupled to the input taking circuit and used to generate a set of voltage follower outputs. An output circuit is coupled to the voltage follower circuit to receive the set of voltage follower outputs as inputs and generate output signals. The voltage follower circuit is coupled to a switching circuit, that is connected to the set of voltage follower outputs and is deployed for reducing the phase noise level of the output signals.
REFERENCES:
patent: 4437171 (1984-03-01), Hudson et al.
patent: 4754171 (1988-06-01), Dasai et al.
patent: 5019726 (1991-05-01), Guo
patent: 5216298 (1993-06-01), Ohba et al.
patent: 5225717 (1993-07-01), Shiomi et al.
patent: 5255225 (1993-10-01), Nambu et al.
patent: 5287019 (1994-02-01), Nonaka et al.
patent: 5434518 (1995-07-01), Sinh et al.
patent: 5459412 (1995-10-01), Mentzer
patent: 5463345 (1995-10-01), Nagahori et al.
patent: 5631580 (1997-05-01), Rau
patent: 5652545 (1997-07-01), Miyashita et al.
patent: 5754059 (1998-05-01), Tanghe et al.
patent: 5767702 (1998-06-01), Hense et al.
patent: 5900746 (1999-05-01), Sheahan
patent: 6008667 (1999-12-01), Fahrenbruch
patent: 6366140 (2002-04-01), Warwar
patent: 6380808 (2002-04-01), Uasa et al.
patent: 6490301 (2002-12-01), Tatehara et al.
patent: 6552577 (2003-04-01), Tam
patent: 7345528 (2008-03-01), Zanchi et al.
patent: 2004/0246026 (2004-12-01), Wang et al.
patent: 2009/0066399 (2009-03-01), Chen et al.
patent: 2009/0302890 (2009-12-01), Escobar-Bowser et al.
patent: 0 501 085 (1992-09-01), None
patent: WO 03/043191 (2003-05-01), None
European Search Report issued in European Patent Application No. EP 10014953.3 dated Feb. 4, 2011.
Crawford Jason M
Linear Technology Corporation
McDermott Will & Emery LLP
LandOfFree
Method and system for improved phase noise in a BiCMOS clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for improved phase noise in a BiCMOS clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for improved phase noise in a BiCMOS clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2618742