Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-02-09
2001-09-25
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S514000
Reexamination Certificate
active
06294433
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is generally directed to the field of semiconductor processing, and, more particularly, to a method of forming source/drain regions in a semiconductor device.
2. Description of the Related Art
There is a constant drive within the semiconductor industry to increase overall performance and operating speed of integrated circuit devices, e.g., microprocessors, memory devices, and the like. This drive is fueled by consumer demands for computers and electronic devices that operate at increasingly greater speeds. This demand for increased speed has resulted in a continual reduction in the size of semiconductor devices, e.g., transistors. That is, many components of a typical field effect transistor (FET), e.g., channel length, junction depths, gate dielectric thickness, and the like, are reduced. For example, all other things being equal, the smaller the channel length of the transistor, the faster the transistor will operate. Thus, there is a constant drive to reduce the size, or scale, of the components of a typical transistor to increase device performance and the overall speed of the transistor, as well as integrated circuit devices incorporating such transistors.
With this continual drive to increase transistor performance, all aspects of device operation must be examined for purposes of enhancing device performance. For example, leakage currents that may occur whenever a semiconductor device, e.g., a transistor, is “on” or “off”, must be reduced One factor that tends to increase these leakage currents is having source/drain junctions of an insufficient depth. Typically, a contact comprised of a metal silicide, e.g., cobalt silicide, is formed above a source/drain region to facilitate the electrical connection of a conductive line to the source/drain region, ie., the metal silicide region is used to reduce the contact resistance and the sheet resistance of the contacted layer. If the depth of the source/drain junction, which is generally understood to be at a point at which the concentration of N-dopant atoms and P-type dopant atoms are approximately equal, is not deep enough, then there may be leakage currents when the device is either “on” or “off.” Thus, in general, it is desirable to form source/drain regions in which the junction depth is deeper rather than shallower.
In general, source/drain regions may be formed by a variety of techniques. For example, source/drain regions may be formed by performing multiple ion implantation processes in which various dopant atoms are implanted into a semiconducting substrate. An initial ion implantation process may be performed to form relatively shallow, extension implants in the substrate. Thereafter, a traditional source/drain implant may be performed at a relatively heavy dopant concentration, but deeper and/or of higher concentration than the initial extension implants. Thereafter, another implant process, typically referred to as a co-implant process, may be performed in an effort to achieve greater junction depths. However, even using these co-implant processes with traditional process flows, junction depths of the source/drain regions may be limited to about 1700-1800 Å.
Another problem associated with source/drain regions is capacitance. In general, it is desirable to reduce the capacitance caused by the source/drain regions to enhance device performance. Reducing this capacitance is important because this capacitance must be charged and discharged every operating cycle in which the transistor is turned “on” or “off.” This results in RC time delays with respect to signal propagation throughout the device, as well as an increase in the power consumed by the device during operation. In general, it is desirable to have source/drain regions with a more gradual dopant concentration profile to reduce the capacitance of the source/drain regions.
The present invention is directed to a method that solves or at least reduces some or all of the aforementioned problems.
SUMMARY OF THE INVENTION
The present invention is directed to a method of forming source/drain regions in a semiconductor device, and a semiconductor device having such source/drain regions. In one illustrative embodiment, the method comprises forming a gate electrode above a semiconducting substrate, forming a masking layer at least above the gate electrode, and performing multiple ion implantation processes to form a source/drain region in the substrate, at least one of the ion implantation processes being performed after the masking layer is formed above the gate electrode.
In one embodiment, the semiconductor device is comprised of a semiconducting substrate that has a surface, a gate dielectric positioned above the surface of the substrate, a gate electrode positioned above the gate dielectric, and a source/drain region defining a junction depth that is at least 2000 Å beneath the surface of the substrate.
REFERENCES:
patent: 5112761 (1992-05-01), Matthews
patent: 5656519 (1997-08-01), Mogami
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 6114736 (2000-09-01), Balasubramanyam et al.
Advanced Micro Devices , Inc.
Nelms David
Nhu David
Williams Morgan & Amerson P.C.
LandOfFree
Gate re-masking for deeper source/drain co-implantation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate re-masking for deeper source/drain co-implantation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate re-masking for deeper source/drain co-implantation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2476293