Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
1998-07-09
2001-06-26
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C326S121000, C326S129000
Reexamination Certificate
active
06253350
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention generally relates to integrated circuit technology. In particular, the present invention relates to methods and systems for detecting manufacturing defects and logical errors within integrated circuits. More particularly the present invention relates to methods and systems for detecting manufacturing defects and logical errors within complementary circuits.
2. Description of the Related Art
As processor speeds continue to climb, designers are forced to achieve higher circuit speeds in order to accommodate the increased demand in processor performance. Many circuit design techniques are presently being utilized to achieve such high speeds. For example, dynamic logic is increasingly being utilized in integrated circuit designs to increase processor speed. Dynamic logic, however, while suitable for increasing the speed of integrated circuits, is error prone and costly to debug when failing. Consequently, fast static logic families are becoming more prevalent in industry today to counteract the issues involved with dynamic logic. Such static logic families are typically dual-rail in nature, meaning that they produce true and complementary output signals in parallel. Examples of such families include Double Pass-Transistor Logic (DPL), Differential Cascode Voltage Switch with Pass-Gate (DCVSPG), and Complementary Pass-Transistor Logic (CPL).
However testing problems involved with complementary logic circuits quickly arise when implementing such circuits as integrated circuit chips. For example, nodes may become “stuck,” “open,” or shorted to other signals due to manufacturing errors, causing output signals of the wrong value or state. Such incorrect values can cause problems in subsequently connected logic stages, leading to a significant reduction in testing coverage. Any subsequently connected logic stages coupled “downstream” in an integrated circuit cannot expect such defective complementary logic circuits to supply the correct complementary logic signals, thus causing floating nodes or value contention (i.e., indeterminate state) within the complementary logic circuits. Such indeterminate results can lead to a failure to expose a defective circuit during testing, resulting in later logic errors during circuit use.
Presently, techniques do not exist for specifically identifying errors within complementary logic circuits. Based on the foregoing, those skilled in the art will appreciate that a need exists for a method and system which would allow designers to implement on-chip testing circuits which specifically indicate that associated complementary circuits contain manufacturing defects or logical errors.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide for an improved integrated-circuit technology.
It is another object of the present invention to provide an improved method and system for detecting manufacturing defects and logical errors within integrated circuits.
It is still another object of the present invention to provide a method and system for detecting manufacturing defects and logical errors within complementary circuits.
It is yet another object of the present invention to provide for a method and system for detecting manufacturing defects and logical errors within complementary circuits utilizing a complementary fault detection circuit in association with a complementary circuit.
The above and other objects are achieved as is now described. A method and system are disclosed for detecting faults within complementary logic circuits. A complementary logic circuit is coupled to an associated complementary fault detection circuit within an integrated circuit. Thereafter, the presence of a non-complementary logic signal can be detected at an output of the complementary fault detection circuit, in response to providing an input signal at an input of the complementary logic circuit, such that the presence of a non-complementary logic signal at an output of the complementary fault detection circuit indicates the presence of a fault within the associated complementary logic circuit.
REFERENCES:
patent: 4694274 (1987-09-01), Shimada
patent: 5450020 (1995-09-01), Jones et al.
patent: 5633820 (1997-05-01), Beakes et al.
patent: 5777491 (1998-06-01), Hwang et al.
patent: 6043696 (2000-03-01), Klass et al.
patent: 6046608 (2000-04-01), Theogarajan
Durham Christopher McCall
Klim Peter Juergen
Walther Ronald Gene
Bracewell & Patterson L.L.P.
De'cady Albert
International Business Machines - Corporation
Lamarre Guy
Salys Casimer K.
LandOfFree
Method and system for detecting errors within complementary... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for detecting errors within complementary..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for detecting errors within complementary... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2468270