Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having junction gate
Utility Patent
1999-02-05
2001-01-02
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having junction gate
C438S199000, C438S514000, C438S549000, C257S338000, C257S339000, C257S550000
Utility Patent
active
06168983
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to high voltage field-effect transistors. More specifically, the present invention relates to processes for fabricating high voltage field-effect transistor structures that include an insulated gate field-effect transistor in series with a junction field-effect transistor.
BACKGROUND OF THE INVENTION
It is conventional to construct a high-voltage, insulated-gate, field-effect transistor (HVFET) having a high breakdown voltage and a low “on-state” resistance. To accomplish this end, practitioners in the art have used an insulated gate field-effect transistor (IGFET) placed in series with a high-voltage junction field-effect transistor (JFET). Such a transistor is capable of switching at high voltages, has low values of on-state resistance, and has insulated-gate control. Moreover, the HVFET may advantageously be fabricated near low voltage logic transistors on a single integrated circuit chip to form what is commonly referred to as a power integrated circuit (PIC).
One goal in the art is to produce a transistor with a high breakdown voltage (V
bd
) using as small a surface area as possible. The HVFET must provide a V
bd
that is above the minimum allowed for a given application. Realizing high V
bd
in a small area reduces the cost of the PIC. Traditional HVFET devices with a high breakdown voltage require large amounts of silicon area and are expensive to fabricate.
It is also desirable to fabricate HVFETs that occupy as small a surface area as possible to realize a given on-state resistance. The figure of merit often used is known as specific on-resistance (R
sp
), which is the product of on-state resistance and surface area. A lower R
sp
allows a smaller HVFET transistor to be used to meet the on-state resistance requirements of a given application, which reduces the area and, respectively, the cost of the PIC.
Another goal in the art is to provide a highly manufacturable HVFET design that consistently delivers the required combination of V
bd
and R
sp
over a range of normal process variances. To realize this goal, the manufacturing process should introduce minimal variance in the critical device parameters, and the HVFET should exhibit minimal sensitivity to process variations.
To try to achieve the aforementioned goals, researchers and engineers have experimented with a variety of different device structures. For example, a lateral HVFET, is disclosed in “High Voltage Thin Layer Devices (RESURF Devices),” by Appels and Vaes, IEDM Tech. Digest, pp. 238-241, (1979). This device is fabricated in accordance with the Reduced Surface Field (RESURF) principal, in which an extended drain region is used to support the high off-state voltage. The RESURF principal, however, mandates that the charge in the extended drain region, which serves as the channel of a lateral junction field-effect transistor (JFET), be carefully controlled to obtain high V
bd
. To keep the maximum electric field below the critical field at which avalanche breakdown occurs, the amount of charge in the JFET channel is typically limited to a maximum of about 1×10
12
cm
−2
. When the HVFET is in the “on” state, the resistance of the JFET channel constitutes a large portion of the on-state resistance of the HVFET. Therefore, the limitation on the maximum charge in the JFET channel also sets the minimum specific on-resistance of the device.
A HVFET having an extended drain region with a top layer of a conductivity type opposite that of the extended drain region is disclosed in U.S. Pat. No. 4,811,075. The '075 patent teaches that this structure approximately doubles the charge in the JFET channel of an HVFET, thereby lowering the R
sp
by about 50%. Because this top layer helps to deplete the extended drain when the extended drain is supporting a high voltage, a high breakdown voltage is maintained despite the increased charge density.
A HVFET in which two JFET channels are arranged in parallel to increase charge and reduce R
sp
is described in U.S. Pat. No. 5,313,082. This structure has several drawbacks. First, proper charge balance among the layers must be maintained in accordance with the RESURF principal discussed above. Secondly, according to the '082 patent the N-well region, the P-type buried region, and the upper N-type region are all diffused from the surface. This makes it very difficult to maintain adequate charge balance among the layers. In addition, the heavily doped p-n junction between the buried layer and drain diffusion region degrades the V
bd
of the device.
Thus, there still exists a need for an improved HVFET and a method of fabricating the same. The HVFET should exhibit a low specific on-state resistance, be easily integrated on the same chip along with low voltage logic devices, achieve the required minimum breakdown voltage in the smallest possible surface area, and be relatively inexpensive to manufacture.
SUMMARY OF THE INVENTION
In one embodiment, a method of fabricating a HVFET comprises implanting a dopant of first conductivity type into a substrate of a second conductivity type. This is followed by the step of forming a first region of the first conductivity type by diffusing the dopant into the substrate. A dopant of second conductivity type is then implanted into the first region to form a buried layer sandwiched therein.
REFERENCES:
patent: 4618541 (1986-10-01), Forouhi et al.
patent: 4626879 (1986-12-01), Colak
patent: 4665426 (1987-05-01), Allen et al.
patent: 4754310 (1988-06-01), Coe
patent: 4764800 (1988-08-01), Sander
patent: 4811075 (1989-03-01), Elkund
patent: 4890146 (1989-12-01), Williams et al.
patent: 4922327 (1990-05-01), Mena et al.
patent: 5010024 (1991-04-01), Allen et al.
patent: 5025296 (1991-06-01), Fullerton et al.
patent: 5146298 (1992-09-01), Elkund
patent: 5155574 (1992-10-01), Yamaguchi
patent: 5237193 (1993-08-01), Williams et al.
patent: 5258636 (1993-11-01), Rumennik et al.
patent: 5270264 (1993-12-01), Andideh et al.
patent: 5313082 (1994-05-01), Eklund
patent: 5324683 (1994-06-01), Fitch et al.
patent: 5349225 (1994-09-01), Redwine et al.
patent: 5359221 (1994-10-01), Miyamoto et al.
patent: 5386136 (1995-01-01), Williams et al.
patent: 5438215 (1995-08-01), Tihanyi
patent: 5521105 (1996-05-01), Hsu et al.
patent: 5550405 (1996-08-01), Cheung et al.
patent: 5654206 (1997-08-01), Merrill
patent: 5656543 (1997-08-01), Chung
patent: 5659201 (1997-08-01), Wollesen
patent: 5663599 (1997-09-01), Lur
patent: 5670828 (1997-09-01), Cheung et al.
patent: 5679608 (1997-10-01), Cheung et al.
patent: 5716887 (1998-02-01), Kim
patent: 5943595 (1999-08-01), Akiyama et al.
patent: 6010926 (2000-01-01), Rho et al.
patent: 43 09 764 (1994-09-01), None
patent: 56-38867 (1981-04-01), None
patent: 57-12557 (1982-01-01), None
patent: 57-12558 (1982-01-01), None
patent: 04107877A (1992-04-01), None
patent: 06224426 (1994-12-01), None
Modeling and Optimization of Lateral High Voltage IC Devices To Minimize 3-D Effects, Hamza Yilmaz, R&D Engineering, Semiconductor Business Division, General Electric Company, NC., pp. 290-294.
Appels and Vaes, “High Voltage Thin Layer Devices (RESURF Devices),”IEDM Tech. Digest, pp. 238-241, 1979.
Fujihira (“Theory of Semiconductor Superjunction Devices,”Jpn. J. Appl. Phys., vol. 36, pp. 6254-6262, Oct. 1997).
Patent Abstract of Japan, vol. 018, No. 590 (E-1628), Nov. 10, 1994 and JP 06224426 (Matsushita Electron Corp.) Aug. 12, 1994.
Patent Abstract of Japan, vol. 016, No. 347 (E-1240), Jul. 27, 1992 and JP 04 107867 (Matsushita Electron Corp.) Apr. 9, 1992.
Air-Gap Formation During IMD Deposition to Lower Interconnect Capacitance, B. Shieh, K.C. Saraswat, IEEE Electron Device Letters, vol. 19, No. 1, Jan. 1998.
Ajit Janardhanan S.
Disney Donald R.
Rumennik Vladimir
Blakely , Sokoloff, Taylor & Zafman LLP
Chaudhuri Olik
Pham Hoai
Power Integrations, Inc.
LandOfFree
Method of making a high-voltage transistor with multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a high-voltage transistor with multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a high-voltage transistor with multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2459533