Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1998-07-31
1999-08-31
Dinh, Son T.
Static information storage and retrieval
Read/write circuit
Differential sensing
G11C 702
Patent
active
059462558
ABSTRACT:
The present invention concerns a circuit comprising a memory array having a plurality of wordlines and a plurality of bitlines, a reference circuit, a column select circuit, an enable control circuit, and one or more sense amplifiers. The reference circuit may be configured to present a reference voltage signal in response to (i) a dummy wordline and (ii) a virtual ground signal, where the dummy wordline may be synchronized with each of the plurality of wordlines. The column select circuit may be configured to present the virtual ground signal in response to a column select signal. The enable control circuit may be configured to present an enable signal in response to the dummy wordline. The sense amplifiers may be configured to generate an output in response to (i) the enable signal, (ii) the reference signal and (iii) the bitlines.
REFERENCES:
patent: 5193076 (1993-03-01), Houston
patent: 5291447 (1994-03-01), Kodama et al.
patent: 5309395 (1994-05-01), Dickinson et al.
patent: 5325337 (1994-06-01), Buttar
patent: 5388075 (1995-02-01), Vinal
patent: 5394361 (1995-02-01), Dickinson
patent: 5473565 (1995-12-01), Kusakari
patent: 5473568 (1995-12-01), Okamura
patent: 5479374 (1995-12-01), Kobayashi et al.
patent: 5502681 (1996-03-01), Park
patent: 5544101 (1996-08-01), Houston
patent: 5559752 (1996-09-01), Stephens, Jr. et al.
patent: 5596539 (1997-01-01), Passow et al.
patent: 5604705 (1997-02-01), Ackland et al.
patent: 5610862 (1997-03-01), Teel
patent: 5625595 (1997-04-01), Ikeda
patent: 5644773 (1997-07-01), DiMarco
patent: 5659513 (1997-08-01), Hirose et al.
patent: 5661417 (1997-08-01), Kondoh
patent: 5661691 (1997-08-01), Lin
patent: 5703831 (1997-12-01), Sawada
patent: 5717653 (1998-02-01), Suzuki
patent: 5724287 (1998-03-01), Takenaka
patent: 5729503 (1998-03-01), Manning
patent: 5742552 (1998-04-01), Greenberg
patent: 5745419 (1998-04-01), Brauch
patent: 5748544 (1998-05-01), Hashimoto
patent: 5751170 (1998-05-01), Pyeon
patent: 5752270 (1998-05-01), Wada
patent: 5754481 (1998-05-01), Yabe et al.
patent: 5757718 (1998-05-01), Suzuki
patent: 5761136 (1998-06-01), Park et al.
patent: 5771197 (1998-06-01), Kim
patent: 5844851 (1998-12-01), Pascucci et al.
Jeffrey S. Hunt et al., U.S.S.N. 09/107,000 Method, Architecture and Circuit for Writing to and Reading from a Memory During a Single Cycle, filed Jun. 29, 1998.
Jeffrey S. Hunt et al., U.S.S.N. 09/106,806 Method, Architecture and Circuit for Writing to a Memory, filed Jun. 29, 1998.
Jeffrey S. Hunt et al., U.S.S.N. 09/132,000 Method, Architecture and Circuit for Reducing and/or Eliminating Small Signal Voltage Swing Sensitivity, filed Aug. 10, 1998.
Jeffrey S. Hunt et al., U.S.S.N. 09/103,960 Self-Timed Sense Amplifier Evaluation Scheme, filed Jun. 24, 1998.
Hunt Jeffery Scott
Saripella Satish C.
Cypress Semiconductor Corp.
Dinh Son T.
Maioranna, P.C. Christopher P.
LandOfFree
Wordline synchronized reference voltage generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wordline synchronized reference voltage generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wordline synchronized reference voltage generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2427973