Electrostatic discharge protection circuits for mixed voltage in

Details Electrostatic discharge protection circuits for mixed voltage in Electrostatic discharge protection circuits for mixed voltage in

1996-12-12

1999-08-31

Hardy, David B.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257360, H01L 2362

Patent

active

059457139

ABSTRACT:
On-chip ESD protection for semiconductor chips with mixed-voltage interface applications and internal multiple power bus architecture are described. ESD robustness in shallow trench isolation 0.50- and 0.25-micron channel-length CMOS technologies is presented in the form of ESD structures and circuits including hybrid three-rail and mixed voltage interface embodiments.

REFERENCES:
patent: 5157573 (1992-10-01), Lee et al.
patent: 5237395 (1993-08-01), Lee
patent: 5246872 (1993-09-01), Mortensen
patent: 5378941 (1995-01-01), Nishio et al.
patent: 5389811 (1995-02-01), Poucher et al.
patent: 5477414 (1995-12-01), Li et al.
patent: 5521789 (1996-05-01), Ohannes et al.
patent: 5535086 (1996-07-01), Mentzer
patent: 5568346 (1996-10-01), Orchard-Webb
patent: 5610791 (1997-03-01), Voldman

Affiliated with

Also associated with

Rating

Electrostatic discharge protection circuits for mixed voltage in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge protection circuits for mixed voltage in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection circuits for mixed voltage in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427058