Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1994-11-29
1996-10-22
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365219, 365221, 36523003, G11C 700
Patent
active
055684289
ABSTRACT:
In DRAM, a part of data in a row are rewritten at high speed. The memory device comprises dynamic type cell blocks 11; sense amplifiers 3 for sensing data of the cell blocks 11; latches 2 for storing data; data transfer gates for transferring data between the sense amplifiers 3 and the latches 2; and byte write mask circuit blocks 1 for controlling only the data transfer gates corresponding to only the latches 2 in which data have been written, to transfer data to the sense amplifiers 3. The byte write mask circuit block 1 opens only the transfer gates corresponding to the latches 2 to which data are written and further transfer data from the latches 2 to the sense amplifiers 3. Therefore, when data are required to be written in the cell blocks 11, since only the necessary data are written in the latches 2, it is possible to eliminate wasteful data write to the latches 2, thus enabling a high speed data transfer to the cell blocks 11.
REFERENCES:
patent: 4608666 (1986-08-01), Uchida
patent: 4821266 (1989-04-01), Christopher et al.
patent: 5289413 (1994-02-01), Tsuchida et al.
patent: 5361236 (1994-11-01), Iwakiri
Kabushiki Kaisha Toshiba
Le Vu A.
Nelms David C.
LandOfFree
Memory device and serial-parallel data transform circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device and serial-parallel data transform circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and serial-parallel data transform circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2364669