Method to fabricate a large planar area ONO interpoly dielectric

Details Method to fabricate a large planar area ONO interpoly dielectric Method to fabricate a large planar area ONO interpoly dielectric

1998-04-02

2000-04-18

Chaudhari, Chandra

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438594, 438633, 438657, H01L 218247

Patent

active

060514671

ABSTRACT:
A new method of fabricating a stacked gate Flash EEPROM device having an improved interpoly oxide layer is described. A gate oxide layer is provided on the surface of a semiconductor substrate. A first polysilicon layer is deposited overlying the gate oxide layer. The first polysilicon layer is etched away where it is not covered by a mask to form a floating gate. Source and drain regions associated with the floating gate are formed within the substrate. An oxide layer is deposited overlying the floating gate and the substrate. The oxide layer is polished away until the top of the oxide layer is even with the top of the floating gate. A second polysilicon layer is deposited overlying the oxide layer and the first polysilicon layer of the floating gate wherein the second polysilicon layer has a smooth surface. An interpoly dielectric layer is deposited overlying the second polysilicon layer. A third polysilicon layer is deposited overlying the interpoly dielectric layer. The third polysilicon layer and the interpoly dielectric layer are etched away where they are not covered by a mask to form a control gate overlying the floating gate. An insulating layer is deposited overlying the oxide layer and the control gate. Contact openings are formed through the insulating layer to the underlying control gate and to the underlying source and drain regions. The contact openings are filled with a conducting layer to complete the fabrication of the Flash EEPROM device.

REFERENCES:
patent: 4713142 (1987-12-01), Mitchell et al.
patent: 5457061 (1995-10-01), Hong et al.
patent: 5619052 (1997-04-01), Chang et al.
patent: 5625213 (1997-04-01), Hong et al.
patent: 5635415 (1997-06-01), Hong
patent: 5696019 (1997-12-01), Chang
patent: 5843834 (1998-12-01), Naem
patent: 5869396 (1999-02-01), Pan et al.

Affiliated with

Also associated with

Rating

Method to fabricate a large planar area ONO interpoly dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to fabricate a large planar area ONO interpoly dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to fabricate a large planar area ONO interpoly dielectric will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2335843