Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-02-21
2000-04-18
Trinh, Michael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438229, H01L 218238
Patent
active
060514590
ABSTRACT:
A method of making N-channel and P-channel IGFETs is disclosed. The method includes providing a semiconductor substrate with N-type and P-type active regions, forming a gate material over the N-type and P-type active regions, forming a first masking layer over the gate material, wherein the first masking layer includes an opening above a first portion of the gate material over the P-type active region, and the first masking layer covers a second portion of the gate material over the N-type active region, introducing an N-type dopant into the first portion of the gate material without introducing the N-type dopant into the second portion of the gate material, applying a thermal cycle to drive-in and activate the N-type dopant in the first portion of the gate material before introducing any doping into the second portion of the gate material, before introducing any source/drain doping into the N-type active region, and before introducing any source/drain doping into the P-type active region, forming a second masking layer over the gate material, wherein the second masking layer covers portions of the first and second portions of the gate material, applying an etch to form first and second gates from unetched portions of the first and second portions of the gate material, respectively, and forming an N-type source and drain in the P-type active region and forming a P-type source and drain in the N-type active region. Advantageously, a dopant in the gate for the N-channel IGFET can be driven-in and activated at a relatively high temperature without subjecting any source/drain doping to this temperature.
REFERENCES:
patent: 4555842 (1985-12-01), Levinstein et al.
patent: 4931407 (1990-06-01), Maeda et al.
patent: 5021356 (1991-06-01), Henderson et al.
patent: 5424229 (1995-06-01), Oyamatsu
patent: 5468666 (1995-11-01), Chapman
patent: 5480830 (1996-01-01), Liao et al.
patent: 5744372 (1998-04-01), Bulucea
patent: 5780330 (1998-07-01), Choi
patent: 5817536 (1998-10-01), Nayak et al.
"Silicon Processing for the VLSI ERA--vol. 3: The Submicron MOSFET", Published by Lattice Press, Sunset Beach, California, 1995, pp. 311-313.
M.T. Takagi et al., "A Novel 0.15 .mu.m CMOS Technology using W/WNx/Polysilicon Gate Electrode and Ti Silicided Source/Drain Diffusions", International Electron Devices Meeting Technical Digest, Dec. 8-11, 1996, pp. 455-458.
Gardner Mark I.
Hause Frederick N.
Kadosh Daniel
Wristers Derick J.
Advanced Micro Devices , Inc.
Holloway William W.
Trinh Michael
LandOfFree
Method of making N-channel and P-channel IGFETs using selective does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making N-channel and P-channel IGFETs using selective , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making N-channel and P-channel IGFETs using selective will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2335774