Method of making a non-volatile memory cell

Details Method of making a non-volatile memory cell Method of making a non-volatile memory cell

1995-02-17

1997-05-27

Niebling, John

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438279, H01L 218247

Patent

active

056331851

ABSTRACT:
An improved contactless EPROM array, EPROM cell design, and method for fabricating the same is based on a unique drain-source-drain configuration, in which a single source diffusion is shared by two columns of transistors. An elongated first drain diffusion region, an elongated source diffusion region, and an elongated second drain diffusion region, are formed in a semi-conductor substrate along essentially parallel lines. Field oxide regions are grown on opposite sides of the first and second drain diffusion regions. Floating gates and control gate wordlines are formed orthogonal to the drain-source-drain structure to establish two columns of storage cells having a shared source region. The shared source region is coupled through a bottom block select transistor to a virtual ground terminal. Each drain diffusion region is coupled through a top block select transistor to global bitline. The cell structure uses two metal global bitlines which extend essentially parallel to the drain, source and drain diffusion regions, and a virtual ground conductor which couples a plurality of columns of transistors to a virtual ground terminal through a horizontal conductor, such as a buried diffusion line.

REFERENCES:
patent: 4258378 (1981-03-01), Wall
patent: 4639893 (1987-01-01), Eitan
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4780424 (1988-10-01), Holler et al.
patent: 4792925 (1988-12-01), Corda et al.
patent: 5028979 (1991-07-01), Mazzali
patent: 5045489 (1991-09-01), Gill et al.
patent: 5060195 (1991-10-01), Gill et al.
patent: 5108939 (1992-04-01), Manley et al.
patent: 5110753 (1992-05-01), Gill et al.
patent: 5115288 (1992-05-01), Manley
patent: 5168335 (1992-12-01), D'Arrigo et al.
patent: 5245570 (1993-09-01), Fazio et al.
patent: 5264384 (1993-11-01), Kaya et al.
patent: 5296396 (1994-03-01), Bellezza
patent: 5304829 (1994-04-01), Mori et al.
patent: 5371030 (1994-12-01), Bergemont
patent: 5420060 (1995-05-01), Gill et al.
"Alternate Metal Virtual Ground EPROM Array Implemented in a 0.8 .mu.m Process for Very High Density Applications", Kazerounian, et al., 1991, IEEE, pp. 11.5.1-11.5.4, month unknown.
"A Symmetrical Side Wall (SSW)-DSA Cell for a 64 Mbit Flash Memory"; Kodama, et al., 1991 IEEE, pp. 11.3.1-11.3.4 month unknown.
"An Experimental 4-Mb Flash EEPROM with Sector Erase"; McConnell, et al., 1991 IEEE Journal of Solid State Circuits, Apr. 1991.
"A Novel Memory Cell Using Flash Arrary Contactless EPROM (FACE) Technology"; Woo, et al., 1990 IEEE, pp. 5.1.1-5.1.4, month unknown.
"A Poly-Buffered FACE Technology For High Density Flash Memories"; Woo, et al., 1991 Symposium on VLSI Technology, pp. 73-74, month unknown.

Affiliated with

Also associated with

Rating

Method of making a non-volatile memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a non-volatile memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a non-volatile memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2328695