Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-04-16
1999-04-20
Dang, Trung
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438301, 438303, 438305, 438306, H01L 2176
Patent
active
058952438
ABSTRACT:
A semiconductor processing method of providing electrical isolation between adjacent semiconductor diffusion regions of different field effect transistors includes, a) providing an electrically insulative device isolation mass between opposing active area regions, the insulative isolation mass having opposing laterally outermost edges; and b) providing a pair of electrically conductive transistor source/drain diffusion regions within the active area regions, one of the conductive source/drain diffusion regions being received within one of the active area regions and being associated with one field effect transistor, the other of the conductive source/drain diffusion regions being received within the other of the active area regions and being associated with another field effect transistor, the electrically conductive source/drain diffusion regions each having an outermost edge adjacent the insulative isolation mass, such source/drain diffusion regions edges being received within the respective active area regions spaced from the respective mass laterally outermost edges to space the transistor source/drain diffusion regions edges away from the isolation mass. Integrated circuitry having adjacent electrically isolated field effect transistors produced according to the method and other methods is also disclosed. The invention also contemplates spacing one electrically conductive (heavy implant) diffusion region of one of adjacent field effect transistors away from the device isolation mass. Regardless, preferred spacing of the implant from the device isolation is at least 0.01 micron.
REFERENCES:
patent: 4642880 (1987-02-01), Mizutani et al.
patent: 4679303 (1987-07-01), Chen et al.
patent: 4701423 (1987-10-01), Szluk
patent: 4890147 (1989-12-01), Teng et al.
patent: 4963502 (1990-10-01), Teng et al.
patent: 4987093 (1991-01-01), Teng et al.
patent: 5043778 (1991-08-01), Teng et al.
patent: 5053349 (1991-10-01), Matsuoka
patent: 5439835 (1995-08-01), Gonzales
patent: 5451804 (1995-09-01), Lur et al.
patent: 5523250 (1996-06-01), Jeong et al.
patent: 5554549 (1996-09-01), Huang
Dennison Charles H.
Doan Trung Tri
Dang Trung
Micro)n Technology, Inc.
LandOfFree
Semiconductor processing method of providing electrical isolatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing method of providing electrical isolatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing method of providing electrical isolatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2244106