Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-02-07
1999-04-13
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438649, 438683, 117 9, H01L 21336
Patent
active
058937412
ABSTRACT:
A method for formation of both local innerconnection and silicidation of source/drain transistors using the deposition of a blanket silicon layer over the entire top surface of the transistors and selectively stripping of unwanted portions of the silicon layer is disclosed. The method includes the step of applying a photoresist mask to map out where the local interconnection and source/drain are to be located. The final recited step is to deposit a thin metal layer to provide for the silicidation to complete the transistor. The silicon layer that is deposited has a thickness of 20 to 300 millimeters, and the thin metal layer is either cobalt or titanium having a thickness of 10 millimeters to 100 millimeters.
REFERENCES:
patent: 4948745 (1990-08-01), Pfiester et al.
patent: 5079180 (1992-01-01), Rodder et al.
patent: 5084417 (1992-01-01), Joshi et al.
patent: 5118639 (1992-06-01), Roth et al.
patent: 5198378 (1993-03-01), Rodder et al.
patent: 5242847 (1993-09-01), Ozturk et al.
patent: 5306667 (1994-04-01), Shappir
patent: 5496750 (1996-03-01), Moslehi
patent: 5504031 (1996-04-01), Hsu et al.
patent: 5637518 (1997-06-01), Prall et al.
Kotaki et al., "Novel Elevated Silicide Source/Drain (ESSOD) by Load-Lock LPCVD-Si and Advanced Silicidation Processing", IEDM, pp. 34.3.1-34.3.4, 1993.
Booth Richard A.
National Science Council
LandOfFree
Method for simultaneously forming local interconnect with silici does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for simultaneously forming local interconnect with silici, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for simultaneously forming local interconnect with silici will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-222184