Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-03-11
1999-04-13
Monin, Jr., Donald L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438 95, 438 98, 438622, H01L 218234
Patent
active
058937323
ABSTRACT:
An intermediate semiconductor product in a semiconductor fabrication process. The intermediate semiconductor product comprises an array of memory cells on a semiconductor substrate, where each cell includes an access device having an active semiconductor region and a memory element positioned in ohmic contact with the active semiconductor region. The intermediate semiconductor product further comprises a first wiring commonly connected to the memory element of each memory cell; and a second wiring commonly connected to the active semiconductor region of each memory cell, whereby, upon application of a voltage across the first and second wirings, conditioning current may flow in parallel through the memory elements to concurrently condition a programmable memory characteristic of the memory elements. A fabricating method is also provided. The method comprises the steps of forming an array of devices on a substrate, each device including first and second components, the first component having a first side and a second side electrically connected in series circuit with the second component at a node; applying a first wiring over the cells in electrical circuit connection with the first sides of the first components; applying a second wiring over the cells in electrical circuit connection with the nodes; and applying a voltage across the first and second wirings to produce parallel conditioning current flows through the first components and bypassing the second components; and removing the second wiring.
REFERENCES:
patent: 3629863 (1971-12-01), Neale
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 5396454 (1995-03-01), Nowak
patent: 5414271 (1995-05-01), Ovshinsky et al.
patent: 5471421 (1995-11-01), Rose et al.
patent: 5792683 (1998-08-01), Hayashi et al.
patent: 5812441 (1998-09-01), Manning
patent: 5821150 (1998-10-01), Prall et al.
Mao Daniel H.
Micro)n Technology, Inc.
Monin, Jr. Donald L.
LandOfFree
Method of fabricating intermediate SRAM array product and condit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating intermediate SRAM array product and condit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating intermediate SRAM array product and condit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-222135