Semiconductor memory device and control method for the same

Details Semiconductor memory device and control method for the same Semiconductor memory device and control method for the same

1994-10-05

1996-06-25

Nelms, David C.

Static information storage and retrieval

Read/write circuit

36518912, 36523004, 36523005, G11C 700

Patent

active

055306705

ABSTRACT:
In a semiconductor memory device of a multiple-output port type including a plurality of read buses, data in a write bus are sequentially written into write registers, and the thus written data are transferred to the even-numbered bit-line pairs of a memory cell array section, and then data are again written into the write registers, after which the thus written data are transferred to the odd-numbered bit-line pairs. Then, the data in the even-numbered bit-line pairs are transferred to read A registers which correspond to one of the read buses, and the thus transferred data are sequentially read into the read bus, and thereafter, the data in the odd-numbered bit-line pairs are transferred to the read A registers and the thus transferred data are sequentially read into the read bus. Thus, the total number of read registers corresponding to all the read buses is made equal to that of the bit-line pairs, and is accordingly smaller as compared with a conventional semiconductor memory device. This allows all the read registers to be aligned along the same lane, so that the entire memory chip can be made smaller in size.

REFERENCES:
patent: 5040149 (1991-08-01), Ibihara et al.
patent: 5319603 (1994-06-01), Watanabe et al.
patent: 5418745 (1995-05-01), Watanabe

Affiliated with

Also associated with

Rating

Semiconductor memory device and control method for the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and control method for the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and control method for the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2194970