Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-03-26
2000-12-12
Elms, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438257, 438266, 36518508, H01L 21336
Patent
active
061598003
ABSTRACT:
A nonvolatile memory cell which is highly scalable includes a cell formed in a triple well. A select transistor can have a source which also acts as the emitter of a lateral bipolar transistor. The lateral bipolar transistor operates as a charge injector. The charge injector provides electrons for substrate hot electron injection of electrons onto the floating gate for programming. The cell depletion/inversion region may be extended by forming a capacitor as an extension of the control gate over the substrate between the source and channel of said sense transistor.
REFERENCES:
patent: 5094971 (1992-03-01), Kanebako
patent: 5149664 (1992-09-01), Shin et al.
patent: 5340760 (1994-08-01), Komori et al.
patent: 5429968 (1995-07-01), Koyama
patent: 5846863 (1998-12-01), Lee et al.
patent: 5895241 (1999-04-01), Lu et al.
patent: 6008093 (1999-12-01), Aoki et al.
patent: 6027974 (2000-02-01), Liu et al.
Liu David K.
Wong Ting-wah
Elms Richard
Nguyen Hien
Programmable Silicon Solutions
LandOfFree
Method of forming a memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216179