Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-02-21
1998-04-21
Fourson, George R.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
H01L 2176
Patent
active
057417385
ABSTRACT:
A semiconductor structure to prevent gate wrap-around and corner parasitic leakage comprising a semiconductor substrate having a planar surface. A trench is located in the substrate, the trench having a sidewall. An intersection of the trench and the surface forms a corner. A dielectric lines the sidewall of the trench. And, a corner dielectric co-aligned with the corner extends a subminimum dimension distance over the substrate from the corner.
REFERENCES:
patent: 4577395 (1986-03-01), Shibata
patent: 4589193 (1986-05-01), Goth et al.
patent: 4654120 (1987-03-01), Dougherty
patent: 5059550 (1991-10-01), Tateoka et al.
patent: 5229316 (1993-07-01), Lee et al.
patent: 5281550 (1994-01-01), Ducreau
patent: 5292683 (1994-03-01), Dennison et al.
patent: 5298110 (1994-03-01), Schoenborn et al.
patent: 5506168 (1996-04-01), Morita et al.
patent: 5607875 (1997-03-01), Nishizawa et al.
Armacost Michael M.
Machesney Brian J.
Mandelman Jack A.
Pan Pai-Hung
Wong Hing
Fourson George R.
International Business Machines - Corporation
Leas James M.
LandOfFree
Method of making corner protected shallow trench field effect tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making corner protected shallow trench field effect tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making corner protected shallow trench field effect tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2057316