Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-12-22
2000-07-18
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438199, 438231, 438232, 438225, 438227, 438203, 438201, 438209, 438200, 438358, 438328, 438529, 438268, H01L 218238
Patent
active
060906529
ABSTRACT:
Disclosed is a manufacturing method of semiconductor device which can simplify the manufacturing procedures for transistors with different gate insulation film thickness in the same substrate. According to the present invention, a manufacturing method for semiconductor device having NMOS and PMOS transistors with gate insulation films of different thickness from each other, is formed by the following processes. First, a semiconductor substrate in which a low voltage NMOS transistor region, a high voltage NMOS transistor region, a low voltage PMOS transistor region, and a high voltage PMOS transistor region are defined by isolation films, is provided. Next, a N well is formed in the low and high voltage PMOS transistor regions and threshold voltage adjustment ions for high voltage PMOS transistor are then implanted into the N well. Afterward, a P well is formed in the low and high voltage NMOS transistor regions and threshold voltage adjustment ions for low voltage NMOS transistor are then implanted into the P well. Next, a mask pattern exposing the high voltage NMOS transistor region and the low voltage PMOS transistor region is formed on the substrate. Threshold voltage adjustment ions for low voltage PMOS transistor are implanted into the exposed P well of the high voltage NMOS transistor region and the N well of the low voltage PMOS transistor region and the mask pattern is then removed. Next, a first gate insulation film is formed on the substrate and the first gate insulation film existing on the low voltage NMOS and PMOS transistors regions is removed. A second gate insulation film is then formed on the substrate.
REFERENCES:
patent: 4651406 (1987-03-01), Shimizu et al.
patent: 5047358 (1991-09-01), Kosiak et al.
patent: 5407840 (1995-04-01), Manoliu et al.
patent: 5468666 (1995-11-01), Chapman
patent: 5472887 (1995-12-01), Hutter et al.
patent: 5498554 (1996-03-01), Mei
patent: 5527722 (1996-06-01), Hutter et al.
patent: 5804497 (1998-09-01), Gardner et al.
patent: 5830789 (1998-11-01), Lien et al.
patent: 5917218 (1999-06-01), Choi et al.
patent: 5981327 (1999-11-01), Kim
patent: 6022778 (2000-02-01), Contiero et al.
Hyundai Electronics Industries Co,. Ltd.
Niebling John F.
Simkovic Viktor
LandOfFree
Method of manufacturing a semiconductor device including implant does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device including implant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device including implant will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2035807