Fishing – trapping – and vermin destroying
Patent
1991-12-10
1993-09-14
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437235, 437236, 437240, 437247, 437982, 148DIG133, H01L 21465
Patent
active
052448410
ABSTRACT:
A planarizing process is disclosed for planarizing an integrated circuit structure using a low melting inorganic planarizing material which comprises flowing while depositing a low melting inorganic planarizing layer such as a boron oxide glass over a layer if insulating material such as an oxide of silicon and then dry etching the low melting inorganic planarizing layer to planarize the structure. The method eliminates the need for separate coating, drying, and curing steps associated with the application of organic-based planarizing layers usually carried out outside of a vacuum apparatus. In a preferred embodiment, the deposition steps and the etching step are carried out without removing the integrated circuit structure from the vacuum apparatus. An additional etching step may be carried out after depositing the insulating layer and prior to deposition of the planarizing layer to remove any voids formed in the insulating layer.
REFERENCES:
patent: 3755720 (1973-08-01), Kern
patent: 4417914 (1983-11-01), Lehrer
patent: 4506435 (1985-03-01), Pliskin et al.
patent: 4599135 (1986-07-01), Tsunekawa et al.
patent: 4714520 (1987-12-01), Gwozdz
patent: 4781945 (1988-11-01), Nishimura et al.
patent: 4807016 (1989-02-01), Douglas
patent: 4872947 (1989-10-01), Wang et al.
patent: 4962063 (1990-10-01), Maydan et al.
"2244 Research Disclosure", Dec., 1989, No. 308, New York.
Smith, Gregory, et al., "Sidewall-Tapered Oxide by Plasma-Enhanced Chemical Vapor Deposition", Journal of the Electrochemical Society, vol. 132, No. 11, Nov., 1985, pp. 2721-2725.
Spindler, O., et al., "In Situ Planarization of Intermetal Dielectrics; Process Steps: Degree of Planarization and Film Properties", 2194 Thin Solid Films, vol. 175, No. 1 Aug., 1989, pp. 67-72.
Law Kam S.
Marks Jeffrey
Maydan Dan
Wang David N.
Applied Materials Inc.
Hearn Brian E.
Nguyen Tuan
Taylor John P.
LandOfFree
Method for planarizing an integrated circuit structure using low does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for planarizing an integrated circuit structure using low, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for planarizing an integrated circuit structure using low will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2026333