Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-14
2000-08-15
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711118, 711139, 711144, G06F 1200
Patent
active
061051128
ABSTRACT:
A method is disclosed of managing architectural operations in a computer system whose architecture includes components having varying coherency granule sizes. A queue is provided for receiving as entries a plurality of the architectural operations, the entries of the queue are compared with a new architectural operation to determine if the new architectural operation is redundant with any of the entries. If the new architectural operation is not redundant with any of the entries, it is loaded in the queue. The computer system may include a cache having a processor granularity size and a system bus granularity size which is larger than the processor granularity size, and the architectural operations are cache instructions. The comparison may be performed in an associative manner based on the varying coherency granule sizes.
REFERENCES:
patent: 5307504 (1994-04-01), Robinson et al.
patent: 5325503 (1994-06-01), Stevens et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5398325 (1995-03-01), Chang et al.
patent: 5485626 (1996-01-01), Lawlor et al.
patent: 5546579 (1996-08-01), Josten et al.
patent: 5577227 (1996-11-01), Finnell et al.
patent: 5579504 (1996-11-01), Callander et al.
patent: 5675823 (1997-10-01), Hsiao
patent: 5696937 (1997-12-01), White et al.
patent: 5802288 (1998-09-01), Ekanadham et al.
patent: 5867180 (1999-02-01), Katayama et al.
Arimilli Ravi Kumar
Dodson John Steven
Lewis Jerry Don
Williams Derek Edward
Cabeca John W.
Dillon Andrew J.
Henkler Richard A.
International Business Machines - Corporation
Musgrove Jack V.
LandOfFree
Dynamic folding of cache operations for multiple coherency-size does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic folding of cache operations for multiple coherency-size , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic folding of cache operations for multiple coherency-size will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2018898