Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-03-18
2000-08-15
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438217, 438276, 438282, 438305, H01K 21336
Patent
active
061035807
ABSTRACT:
A method to form buried channel MOSFETs in an integrated circuit is described. Field oxide isolation regions overlying a semiconductor substrate are provided. The surface of the substrate in the active device regions is cleaned. A doped silicate glass layer overlying the field oxide regions and the substrate is deposited and etched to remove the silicate glass layers in all areas except where counter-doped junctions of the buried channel MOSFETs are planned. The substrate and the doped silicate glass are annealed to diffuse ions from the doped silicate glass into the substrate and to form the counter-doped junctions. The silicate glass is etched away. The surface of the substrate is cleaned in the active device regions. A gate oxide layer is deposited. A doped polysilicon layer is deposited and etched to form gates for the MOSFETs overlying the counter-doped junctions. Sidewall spacers are formed. Ions are implanted into the substrate to form the source and drain regions for the MOSFETs and are annealed to form lightly doped regions. Metal connective traces are formed through openings in a dielectric layer to underlying source and drain regions. A passivation layer completes the integrated circuit.
REFERENCES:
patent: 3867204 (1975-02-01), Rutledge
patent: 4045811 (1977-08-01), Dingwall
patent: 4108686 (1978-08-01), Jacobus, Jr.
patent: 4824797 (1989-04-01), Goth
patent: 5573964 (1996-11-01), Hsu et al.
patent: 5766998 (1998-06-01), Tseng
patent: 5792699 (1998-08-01), Tsui
Wolf, "Silicon Processing for the VLSI Era", vol. 2, Lattice Press, p. 17, 1990.
Ackerman Stephen B.
Fourson George
Garcia Joannie A.
Pike Rosemary L. S.
Saile George O.
LandOfFree
Method to form ultra-shallow buried-channel MOSFETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to form ultra-shallow buried-channel MOSFETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form ultra-shallow buried-channel MOSFETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2006030