Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1994-02-03
1999-02-09
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438528, H01L 21336
Patent
active
058693777
ABSTRACT:
A method of fabricating a MOS field effect semiconductor device having an LDD structure is described in which an insulating film is formed on a gate electrode and a layer of polycrystalline silicon, oxide, high melting point metal or a silicide of a high melting point metal is formed on a wafer and etched away by anisotropic RIE, except a portion thereof on a sidewall of the gate. With the resulting structure, degradation of the transconductance of the device due to injection of hot carriers is prevented. Also, the size of the device can be minimized without unduly increasing the resistances of the drain/source region, the gate electrode, and the contacts of the device.
REFERENCES:
patent: 4047976 (1977-09-01), Bledsoe et al.
patent: 4144100 (1979-03-01), MacIver et al.
patent: 4154873 (1979-05-01), Hickox et al.
patent: 4327475 (1982-05-01), Asai et al.
patent: 4488351 (1984-12-01), Momose
patent: 4691433 (1987-09-01), Pimbley et al.
patent: 4722909 (1988-02-01), Parrillo et al.
patent: 4753898 (1988-06-01), Parrillo et al.
patent: 4837173 (1989-06-01), Alvis et al.
patent: 4925807 (1990-05-01), Yoshikawa
patent: 4975385 (1990-12-01), Beinglass et al.
Tsang et al., "Fabrication of High Performance LDDFE's With Oxide Sidewall-Spacer Technology," IEEE Trans. on Electron Devices, vol. ED-29, No. 4, Apr. 1982, p. 590-596.
Ghandhi, VLSI Fabrication Principles, John Wiley & Sons, Inc. 1983, p. 324.
Wolf et al., Silicon Processing for the VLSI Era vol. 1: Process Technology, Lattice Press, 1986, pp. 307-308.
Kamoto Satoru
Watabe Kiyoto
Booth Richard A.
Mitsubishi Denki & Kabushiki Kaisha
Niebling John
LandOfFree
Method of fabrication LDD semiconductor device with amorphous re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication LDD semiconductor device with amorphous re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication LDD semiconductor device with amorphous re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1948145