Method of making punch-through field effect transistor

Details Method of making punch-through field effect transistor Method of making punch-through field effect transistor

1997-11-12

2000-05-30

Trinh, Michael

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438138, 438587, 438589, H01L 21336

Patent

active

060690437

ABSTRACT:
A trenched field effect transistor suitable especially for low voltage power applications provides low leakage blocking capability due to a gate controlled barrier region between the source region and drain region. Forward conduction occurs through an inversion region between the source region and drain region. Blocking is achieved by a gate controlled depletion barrier. Located between the source and drain regions is a fairly lightly doped body region. The gate electrode, located in a trench, extends through the source and body regions and in some cases into the upper portion of the drain region. The dopant type of the polysilicon gate electrode is the same type as that of the body region. The body region is a relatively thin and lightly doped epitaxial layer grown upon a highly doped low resistivity substrate of opposite conductivity type. In the blocking state the epitaxial body region is depleted due to applied drain-source voltage, hence a punch-through type condition occurs vertically. Lateral gate control increases the effective barrier to the majority carrier flow and reduces leakage current to acceptably low levels.

REFERENCES:
patent: 4633292 (1986-12-01), Fellinger et al.
patent: 4941026 (1990-07-01), Temple
patent: 5023196 (1991-06-01), Johnsen et al.
patent: 5072276 (1991-12-01), Malhi et al.
patent: 5082795 (1992-01-01), Temple
patent: 5233215 (1993-08-01), Baliga
patent: 5298442 (1994-03-01), Bulucea et al.
patent: 5316959 (1994-05-01), Kwan et al.
patent: 5349224 (1994-09-01), Gilbert et al.
patent: 5378911 (1995-01-01), Murakami
patent: 5405794 (1995-04-01), Kim
patent: 5430315 (1995-07-01), Rumennik
patent: 5468982 (1995-11-01), Hshieh et al.
PATENT ABSTRACTS OF JAPAN -Publication No. 06-252408, published 09/09/94, *abstract and figure*.
Patent Abstracts of Japan--vol. 017, No. 050 (E-1314), Jan. 29, 1993 & JP 04 264776 A (Toshiba Corp), Sep. 21, 1992, *abstract figures*.
Mader, H., "Electrical Properties of Bulk-Barrier Diodes," IEEE Transactions on Electron Devices, vol. ED-29, No. 11, Nov. 1982, pp. 1766-1771.
Mader, H., et al., "Bulk-Barrier Transistor," IEEE Transactions on Electron Devices, vol. ED-30, No. 10, Oct. 1983, pp. 1380-1386.
McCowen, A., et al., "Gate controlled bulk-barrier mechanism in an MOS power transistor," IEEE Proceedings, vol. 134, Pt. I, No. 6, Dec. 1987, pp. 165-169.
Baliga, B., et al., "The Accumulation-Mode Field-Effect Transistor: A New Ultralow On-Resistance MOSFET," IEEE Electron Device Letters, vol. 13, No. 8, Aug. 1992, pp. 427-429.
Syau, T., et al., "Comparison of Ultralow Specific On-Resistance UMOSFET Structures: The ACCUFET, EXTFET, INVFET, and Conventional UMOSFET's," IEEE Transactions on Electron Devices, vol. 41, No. 5, May 1994, pp. 800-808.

Affiliated with

Also associated with

Rating

Method of making punch-through field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making punch-through field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making punch-through field effect transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1909590