Self-aligned MOSFET gate/source/drain salicide formation

Details Self-aligned MOSFET gate/source/drain salicide formation Self-aligned MOSFET gate/source/drain salicide formation

1997-02-20

1998-07-14

Niebling, John

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438592, 438593, H01L 21336, H01L 213205

Patent

active

057803498

ABSTRACT:
MOSFET device structure includes planarized trench isolation field oxide regions formed in a silicon substrate, a layer of gate oxide formed on the substrate to electrically insulate the polysilicon gate from the substrate, oxide sidewall spacers formed on sidewalls of the polysilicon gate and the gate oxide, and LDD N-regions formed in the substrate adjacent to the field oxide regions and beneath the sidewall spacers to define a channel region in the substrate beneath the polysilicon gate. A layer of polysilicon is deposited on the above-defined structure and a chemical mechanical polishing step is performed to form raised source/drain polysilicon regions that are self-aligned to the LDD N- regions. N-type dopant is then implanted into the polysilicon gate and into the raised source/drain polysilicon regions. A first rapid thermal processing (RTP) step is then performed to activate the N-type dopant and to diffuse N-type dopant from the raised source/drain polysilicon regions into the underlying LDD N- regions to form N+ junctions within the LDD N- regions. A layer of cobalt is then deposited on the polysilicon gate and on the raised source/drain polysilicon regions in ultra high vacuum. The cobalt layer is then implanted with heavy ions to mix the cobalt and silicon at the cobalt/poly interface. A thin titanium nitride film is then formed on the cobalt layer to protect the cobalt film from nitrogen diffusion during RTP. A second RTP step is then performed to form cobalt salicide on the raised source/drain polysilicon regions and on the polysilicon gate.

REFERENCES:
patent: 5006911 (1991-04-01), Sivan
patent: 5162246 (1992-11-01), Ozturk et al.
patent: 5198378 (1993-03-01), Rodder et al.
patent: 5213990 (1993-05-01), Rodder
patent: 5314832 (1994-05-01), Deleonibus
patent: 5376578 (1994-12-01), Hsu et al.
patent: 5413957 (1995-05-01), Byun
patent: 5422289 (1995-06-01), Pierce
patent: 5496750 (1996-03-01), Moslehi
patent: 5539229 (1996-07-01), Noble, Jr. et al.
C.T. Liu, et al., "MOSFET's with One-Mask Sealed Diffusion-Junctions for ULSI Applications", IEEE Electron Device Letters, vol. 16, No. 8, Aug. 1995.
T.M. Liu, et al., "An Ultra High Speed ECL-Bipolar CMOS Technology with Silicon Fillet Self-aligned Contacts", IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 30-31, 1992.
T.M. Liu, et al., "A Half-micron Super Self-aligned BiCMOS Technology for High Speed Applications", IEEE, pp. 2.2.1-2.2.4, 1992 month unknown.
T.M. Liu, et al., "The Control of Polysilicon/Silicon Interface Processed by Rapid Thermal Anneal", IEEE, pp. 263-266, 1991 month unknown.
Tzu-Yin Chiu, et al., "Non-overlapping Super Self-Aligned BiCMOS with 87ps Low Power ECL", IEEE, pp. 752-755, 1988 month unknown.

Affiliated with

Also associated with

Rating

Self-aligned MOSFET gate/source/drain salicide formation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned MOSFET gate/source/drain salicide formation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned MOSFET gate/source/drain salicide formation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1881241