Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-10-30
1998-07-14
Dang, Trung
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438256, 438257, 438430, 438424, H01L 21336
Patent
active
057803404
ABSTRACT:
An IGFET with a gate electrode in a transistor trench adjacent to an isolation trench is disclosed. The trenches are formed in a semiconductor substrate. A gate insulator is on a bottom surface of the transistor trench, insulative spacers are adjacent to opposing sidewalls of the transistor trench, and the gate electrode is on the gate insulator and spacers and is electrically isolated from the substrate. Substantially all of the gate electrode is within the transistor trench. A source and drain in the substrate are beneath and adjacent to the bottom surface of the transistor trench. The isolation trench is filled with an insulator and provides device isolation for the IGFET. Advantageously, the trenches are formed simultaneously using a single etch step.
REFERENCES:
patent: 4745086 (1988-05-01), Parillo et al.
patent: 4830975 (1989-05-01), Bovaird et al.
patent: 5094973 (1992-03-01), Pang
patent: 5141891 (1992-08-01), Arima et al.
patent: 5166084 (1992-11-01), Pfiester
patent: 5175118 (1992-12-01), Yoneda
patent: 5231038 (1993-07-01), Yamaguchi et al.
patent: 5451804 (1995-09-01), Lur et al.
patent: 5504031 (1996-04-01), Hsu et al.
patent: 5512506 (1996-04-01), Chang et al.
patent: 5538913 (1996-07-01), Hong
patent: 5545579 (1996-08-01), Liang et al.
patent: 5554550 (1996-09-01), Yang
patent: 5567635 (1996-10-01), Acovic et al.
patent: 5571738 (1996-11-01), Krivokapic
patent: 5574302 (1996-11-01), Wen et al.
patent: 5610091 (1997-03-01), Cho
patent: 5640034 (1997-06-01), Malhi
Cheek Jon D.
Gardner Mark I.
Kadosh Daniel
Advanced Micro Devices , Inc.
Dang Trung
Sigmond David M.
LandOfFree
Method of forming trench transistor and isolation trench does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming trench transistor and isolation trench, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming trench transistor and isolation trench will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1881188