Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-08-02
2000-05-23
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438251, 438394, H01L 218242
Patent
active
060665254
ABSTRACT:
Disclosed are planar DRAM cells including a storage capacitor having a high dielectric constant capacitor dielectric. The DRAM cell also includes an access transistor having a gate dielectric which does not include the high dielectric constant material. A single polysilicon layer is employed to form the gate electrode of the access transistor and a reference plate of the storage capacitor. A disclosed fabrication process forms the high dielectric constant material that is limited to a capacitor region of the DRAM cell and then forms the gate dielectric over an entire active region including both the high dielectric constant material layer at the capacitor region and the semiconductor substrate at the access transistor region. In this manner, a high quality gate dielectric (e.g., silicon oxide) is formed at the access transistor region and a high dielectric constant dielectric layer (e.g., silicon nitride) is formed at the capacitor region. A capacitor plate and a gate electrode are formed by patterning the same conductive layer (e.g., doped polysilicon) formed over top of the gate dielectric.
REFERENCES:
patent: 4075045 (1978-02-01), Rideout
patent: 4163243 (1979-07-01), Kamins et al.
patent: 4391032 (1983-07-01), Schulte
patent: 4466177 (1984-08-01), Chao
patent: 4505026 (1985-03-01), Bohr et al.
patent: 4577390 (1986-03-01), Haken
patent: 4656729 (1987-04-01), Kroll, Jr. et al.
patent: 4760034 (1988-07-01), Barden
patent: 4997774 (1991-03-01), Kim
patent: 5013692 (1991-05-01), Ide et al.
patent: 5023750 (1991-06-01), Hirayama
patent: 5071784 (1991-12-01), Takeuchi et al.
patent: 5073515 (1991-12-01), Roehl et al.
patent: 5187636 (1993-02-01), Nakao
patent: 5254489 (1993-10-01), Nakata
patent: 5284786 (1994-02-01), Sethi
patent: 5293336 (1994-03-01), Ishii et al.
patent: 5358892 (1994-10-01), Rolfson
patent: 5363325 (1994-11-01), Sunouchi et al.
patent: 5420060 (1995-05-01), Gill et al.
patent: 5429972 (1995-07-01), Anjum et al.
patent: 5498890 (1996-03-01), Kim et al.
patent: 5608249 (1997-03-01), Gonzalez
patent: 5661319 (1997-08-01), Fujii et al.
patent: 5700708 (1997-12-01), Chen et al.
patent: 5846860 (1998-12-01), Shih et al.
Castagnetti Ruggero
Liu Yauh-Ching
Ramesh Subramanian
LSI Logic Corporation
Nguyen Tuan H.
LandOfFree
Method of forming DRAM capacitor by forming separate dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming DRAM capacitor by forming separate dielectric , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming DRAM capacitor by forming separate dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1836388