Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-10-05
1997-12-23
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257392, 361 91, H01L 2362
Patent
active
057010242
ABSTRACT:
An improved input ESD protection structure is disclosed that is suitable for use on high-voltage input pins, such as programming pins, of programmable integrated circuits such as programmable logic devices (PODs) programmable read-only memories (PROMs), or field programmable gate arrays (FPGAs). The input ESD protection structure includes a primary ESD protection FET for shunting ESD current from the input pad, and a secondary ESD protection FET, in combination with a series resistor, to limit the voltage appearing across the gate oxides of the input buffer. The primary protection FET is laid out in a multi-finger architecture wherein the drain n.sup.+ -type conductivity regions are overlapped with a depletion implant. The depletion implant extends from these drain regions, respectively, through channel regions toward the source regions. Further, the ESD protection structure is subject to a p-well mask, which blocks the formation of a p-well to thereby reduce background p-type doping to p-substrate doping levels. The depletion implant and p-well protect mask increase the breakdown, and snapback voltages of the primary and secondary FETs to improve ESD immunity. An n-well is disposed underneath the drain region, particularly under the drain contacts, to increase the junction depth in the drain region to thereby minimize contact spiking during an ESD event. The secondary protection FET is integrated with the primary protection FET by using the same n.sup.+ diffusions as used by the primary ESD protection FET.
REFERENCES:
patent: 4990802 (1991-02-01), Smooha
patent: 5019888 (1991-05-01), Scott et al.
patent: 5043782 (1991-08-01), Avery
patent: 5140401 (1992-08-01), Ker et al.
patent: 5182220 (1993-01-01), Ker et al.
patent: 5218222 (1993-06-01), Roberts
patent: 5289334 (1994-02-01), Ker et al.
patent: 5329143 (1994-07-01), Chan et al.
patent: 5371395 (1994-12-01), Hawkins
IEEE Transactions on Electron Devices, vol. 35, No. 12, Dec. 1988; "Internal Chip ESD Phenomena Beyond the Protection Circuit"; Duvvury, et al.; pp. 2133-2138.
EOS/ESD Symposium Proceedings (1989); "Improving the ESD Failure Threshold of Silicided nMOS output Transistors by Ensuring Uniform Current Flow"; Polgreen, et al.; pp. 168-174.
IEEE Electron Device Letters, vol. 12, No. 1; Jan. 1991; "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads"; Chatterjee; pp. 21-22.
IEEE (1992); "Achieving Uniform nMOS Device Power Distribution for Sub-Micron ESD Reliability"; Duvvury, et al.; pp. 92-131 -92-134.
EOS/ESD Symposium; "ESD Protection in a Mixed Voltage Interface and Multi-Rail Disconnected Power Grid Environment in 0.50-and 0.25-mu m Channel Length CMOS Technologies"; Voldman; pp. 94-125 -94-134.
EOS/ESD Symposium; "Core Clamps for Low Voltage Technologies"; Dabral, et al.; pp. 94-141 -94-149.
IEEE (1994); "Mixed-Voltage Interface ESD Protection Circuits for Advanced Microprocessors in Shallow Trench and LOCOS Isolation CMOS Technologies"; Voldman, et al.; pp. 94-277 -94-280, Dec. 1994.
EOS/ESD Symposium Proceeding (1990); "Electrostatic Discharge Protection In A 4-MBIT DRAM"; Jaffe, et al.; IBM General Technology Division; pp. 1-6.
IEEE/IRPS (1991); "Proximity Effects of Unused Output Buffers on ESD Performance"; LeBlanc, et al.; Texas Instruments Inc.; pp. 327-330.
Cypress Semiconductor Corp.
Prenty Mark V.
LandOfFree
Electrostatic discharge (ESD) protection structure for high volt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge (ESD) protection structure for high volt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge (ESD) protection structure for high volt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1804174