Method of etching patterned layers useful as masking during subs

Details Method of etching patterned layers useful as masking during subs Method of etching patterned layers useful as masking during subs

1998-10-19

2000-06-27

Baxter, Janet

Radiation imagery chemistry: process, composition, or product th

Imaging affecting physical property of radiation sensitive...

Making electrical device

430313, 430311, G03C 558

Patent

active

060805293

ABSTRACT:
A first embodiment of the present invention pertains to a method of patterning a semiconductor device conductive feature while permitting easy removal of any residual masking layer which remains after completion of the etching process. A multi-layered masking structure is used which includes a layer of high-temperature organic-based masking material overlaid by either a patterned layer of inorganic masking material or by a layer of patterned high-temperature imageable organic masking material. The inorganic masking material is used to transfer a pattern to the high-temperature organic-based masking material and is then removed. The high-temperature organic-based masking material is used to transfer the pattern and then may be removed if desired. This method is also useful in the pattern etching of aluminum, even though aluminum can be etched at lower temperatures. A second embodiment of the present invention pertains to a specialized etch chemistry useful in the patterning of organic polymeric layers such as low k dielectrics, or other organic polymeric interfacial layers. This etch chemistry is useful for mask opening during the etch of a conductive layer or is useful in etching damascene structures where a metal fill layer is applied over the surface of a patterned organic-based dielectric layer. The etch chemistry provides for the use of etchant plasma species which minimize oxygen, fluorine, chlorine, and bromine content.

REFERENCES:
patent: 4256534 (1981-03-01), Levinstein et al.
patent: 4440804 (1984-04-01), Milgram
patent: 4444618 (1984-04-01), Saia et al.
patent: 4447824 (1984-05-01), Logan et al.
patent: 4474642 (1984-10-01), Nakane et al.
patent: 4519872 (1985-05-01), Anderson, Jr. et al.
patent: 4557796 (1985-12-01), Druschke et al.
patent: 4753709 (1988-06-01), Welch et al.
patent: 4832788 (1989-05-01), Nemiroff et al.
patent: 4863557 (1989-09-01), Kokaku et al.
patent: 4966865 (1990-10-01), Welch et al.
patent: 5053105 (1991-10-01), Fox, III
patent: 5067002 (1991-11-01), Zdebel et al.
patent: 5110712 (1992-05-01), Kessler et al.
patent: 5141817 (1992-08-01), Babich et al.
patent: 5183972 (1993-02-01), Duane et al.
patent: 5186718 (1993-02-01), Tepman et al.
patent: 5240559 (1993-08-01), Ishida
patent: 5277750 (1994-01-01), Frank
patent: 5286344 (1994-02-01), Blalock et al.
patent: 5298112 (1994-03-01), Hayasaka et al.
patent: 5326431 (1994-07-01), Kadomura
patent: 5346586 (1994-09-01), Keller
patent: 5356511 (1994-10-01), Hoessel et al.
patent: 5387556 (1995-02-01), Xiaobing et al.
patent: 5411631 (1995-05-01), Hori et al.
patent: 5445710 (1995-08-01), Hori et al.
patent: 5476753 (1995-12-01), Hashimoto et al.
patent: 5544191 (1996-08-01), Ohzu et al.
patent: 5550405 (1996-08-01), Cheung et al.
patent: 5559056 (1996-09-01), Weiler
patent: 5578166 (1996-11-01), Hirota
patent: 5880018 (1999-03-01), Broeck et al.
S. DeOrnellas et al., "Plasma Etch of Ferroelectric Capacitors in FeRAMS and DRAMS", Semiconductor International, pp. 103-108 (Sep. 1997).
Y. Igarishi et al. ***, "Dry Etching Technique for Subquarter-Micron Copper Interconnects", J. Electrochem. Soc., vol. 142, No. 3, pp. L36-L37 (Mar. 1995).
H. Miyazaki et al., "Copper dry etching using Cl.sub.2 gas as a single reactant and its application to ULSI", Semi Technology Symposium (Japan), Session 5, pp. 41-43 (Dec. 1996).
C. Steinbruchel*, "Patterning of copper for multilevel metallization: reactive ion etching and chemical-mechanical polishing," Applied Surface Science 91 (1995) p. 139-146.
T. W. Weidman et al.*, "All Dry Lithography: Applications of Plasma Polymerized Methylsilane as a Single Layer Resist and Silicon Dioxide Precursor", J. Photopolym. Sci. Tech., vol. 8, No. 4, pp. 679-686 (1995).
Y. Ye et al.*, "0.35-Micron and Sub-0.35 Micron Metal Stack Etch in a DPS Chamber--DPS chamber and process Characterization", Electrochemical Society Proceedings, vol. 96-12, pp. 22-233 (1996).
U.S. application No. 08/891,410, Ye et al., filed Jul. 9, 1997.
U.S. application No. 08/911,878, Ye et al., filed Au. 13, 1997.
U.S. application No. 09/130,893, Ye et al., filed Aug. 7, 1998.
O. Joubert et al., "Application of Plasma Polymerized Methylsilane in all dry resist process for 193 and 248 nm Lithography", Microelectric Engineering, vol. 30, pp. 275-278 (1996).
International Search Report mailed Apr. 12, 1999 in PCT Application No. PCT/US98/25699, filed Dec. 4, 1997.

Affiliated with

Also associated with

Rating

Method of etching patterned layers useful as masking during subs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of etching patterned layers useful as masking during subs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of etching patterned layers useful as masking during subs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1782851