Method for manufacturing MOS device

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438303, 438306, H01L 21336

Patent

active

061534838

ABSTRACT:
A method for manufacturing MOS device that utilizes a special shape spacer as a mask in an ion implantation operation to form a graded source/drain region. The special shaped spacer has a thin wall section on the far side away from the gate so that as ions are implanted into the substrate to form a source/drain region, dopants are implanted to various depths. The graded doping profile in the source/drain region not only reduces the severity of short channel effects, but also forms a base for forming an integral junction over the source/drain region in subsequent self-aligned silicide process.

REFERENCES:
patent: 6004851 (1999-12-01), Peng

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing MOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing MOS device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing MOS device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1724974

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.