Semiconductor processing methods, methods of forming electronic

Details Semiconductor processing methods, methods of forming electronic Semiconductor processing methods, methods of forming electronic

1998-07-30

2000-11-07

Niebling, John F.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438301, 438303, H01L 21336

Patent

active

061436119

ABSTRACT:
In one implementation, first and second layers are formed over a substrate. One of the layers has a higher oxidation rate than the other when exposed to an oxidizing atmosphere. The layers respectively have an exposed outer edge spaced inside of the substrate periphery. Etching is conducted into the higher oxidation rate material at a faster rate than any etching which occurs into the lower oxidation rate material. Then, the substrate is exposed to the oxidizing atmosphere. In another implementation, a stack of at least two conductive layers for an electronic component is formed. The two conductive layers have different oxidation rates when exposed to an oxidizing atmosphere. The layer with the higher oxidation rate has an outer lateral edge which is recessed inwardly of a corresponding outer lateral edge of the layer with the lower oxidation rate. The stack is exposed to the oxidizing atmosphere effective to grow an oxide layer over the outer lateral edges of the first and second layers. In yet another implementation, a transistor comprises a semiconductive substrate and a gate stack formed thereover. The stack in at least one cross section defines a channel length within the substrate of less than 1 micron, with the stack comprising conductive material formed over a gate dielectric layer. An insulative layer is formed on outer lateral edges of the conductive material, with such layer having opposing substantially continuous straight linear outer lateral edges over all conductive material of the gate stack within the one cross section.

REFERENCES:
patent: 4599118 (1986-07-01), Han et al.
patent: 4786609 (1988-11-01), Chen
patent: 4954867 (1990-09-01), Hosaka
patent: 4971655 (1990-11-01), Stefano et al.
patent: 4981810 (1991-01-01), Fazan et al.
patent: 5126283 (1992-06-01), Pintchovski
patent: 5219777 (1993-06-01), Kang
patent: 5262352 (1993-11-01), Woo et al.
patent: 5286344 (1994-02-01), Blalock et al.
patent: 5290720 (1994-03-01), Chen
patent: 5306655 (1994-04-01), Kurimoto
patent: 5306951 (1994-04-01), Lee et al.
patent: 5314834 (1994-05-01), Mazure et al.
patent: 5322807 (1994-06-01), Chen et al.
patent: 5334556 (1994-08-01), Guldi
patent: 5371026 (1994-12-01), Hayden
patent: 5382533 (1995-01-01), Ahmad et al.
patent: 5420800 (1995-05-01), Fukui
patent: 5430313 (1995-07-01), Kumagai et al.
patent: 5439846 (1995-08-01), Nguyen et al.
patent: 5476802 (1995-12-01), Yamazaki et al.
patent: 5491100 (1996-02-01), Lee et al.
patent: 5545578 (1996-08-01), Park et al.
patent: 5552329 (1996-09-01), Kim et al.
patent: 5552332 (1996-09-01), Tseng
patent: 5637514 (1997-06-01), Jeng
patent: 5668028 (1997-09-01), Bryant
patent: 5714413 (1998-02-01), Brigham et al.
patent: 5739066 (1998-04-01), Pan
patent: 5897353 (1999-04-01), Kim et al.
patent: 5994192 (1999-11-01), Chen
patent: 6037228 (2000-02-01), Hsu
patent: 6040241 (2000-03-01), Lee et al.
Wolf., S. et. al., "Silicon Processing For The VLSI Era", vol. 1, Lattice Press (1986), pp. 208 and 212.
Wolf, S., et. al., "Silicon Processing For the VLSI Era", vol. 1, Lattice Press (1986), pp. 216-218.
Wolf, S., et. al., "Silicon Processing For The VLSI Era", vol. II, Lattice Press, pp. 66-71.

Affiliated with

Also associated with

Rating

Semiconductor processing methods, methods of forming electronic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor processing methods, methods of forming electronic , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods, methods of forming electronic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1640020