Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-08-01
1998-09-22
Trinh, Michael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438270, 438275, 438589, H01L 218238
Patent
active
058113363
ABSTRACT:
The semiconductor device includes (A) a first MOS transistor including (a) a main surface at a part of which recesses are formed, an inner surface of the recesses defining a crystal plane being able to be thermally oxidized at higher speed than the main surface, and (b) an insulator formed on the inner surface of the recesses, the inner surface of the recesses working as a channel region and the insulator working as a gate insulator in the first MOS transistor, and (B) a second MOS transistor in which the main surface works as a channel region and an insulator formed on the main surface works as a gate insulator, the gate insulator of the first MOS transistor having a greater thickness than that of the gate insulator of the second MOS transistor. Thus, above the thinner gate insulator is formed the second MOS transistor, while above the thicker gate insulator is formed the first MOS transistor having a higher breakdown voltage than that of the second MOS transistor. Thus, the number of steps for forming insulators having different thicknesses can be reduced relative to prior methods. In addition, a resist layer is not directly deposited on a gate insulator unlike prior methods, a gate insulator is not contaminated with impurities.
REFERENCES:
patent: 4198693 (1980-04-01), Kuo
patent: 4268537 (1981-05-01), Goodman
patent: 4992390 (1991-02-01), Chang
patent: 5023196 (1991-06-01), Johnsen et al.
patent: 5034341 (1991-07-01), Itoh
patent: 5084402 (1992-01-01), Uchida et al.
patent: 5460985 (1995-10-01), Tokura et al.
patent: 5480823 (1996-01-01), Hsu
patent: 5501996 (1996-03-01), Yang et al.
Wolf et al, "Silicon Processing for the VLSI Era", vol. 1, 1986, pp. 211-217.
NEC Corporation
Trinh Michael
LandOfFree
Method of forming MOS transistors having gate insulators of diff does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming MOS transistors having gate insulators of diff, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming MOS transistors having gate insulators of diff will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1621472