Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-06-24
1998-12-15
Chang, Joni
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, 438397, H01L 218242
Patent
active
058496173
ABSTRACT:
A method for fabricating a capacitor on a semiconductor substrate is disclosed. The method includes forming a first TEOS layer, a polysilicon layer and a second TEOS layer over the semiconductor substrate. A window is formed through the second TEOS layer to expose a portion of the polysilicon surface. Defined by a first dielectric spacer in the window, the polysilicon layer is etched to expose a portion of the first TEOS layer. The second TEOS layer and the exposed portion of the first TEOS layer are then removed to form a trench extending down to the semiconductor substrate. A polysilicon plug is filled in the trench and a first polysilicon spacer is formed around the first dielectric spacer. A lower electrode including the polysilicon plug, the polysilicon layer and the first polysilicon spacer is therefore formed by removing the first dielectric spacer. Moreover, a dielectric layer and an upper electrode are formed over the lower electrode.
REFERENCES:
patent: 5438011 (1995-08-01), Blalock et al.
patent: 5453633 (1995-09-01), Yun
Chang Joni
Powerchip Semiconductor Corp.
LandOfFree
Method for fabricating a nested capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a nested capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a nested capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1457280