Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-12-18
1999-06-29
Chaudhuri, Olik
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438423, 438520, 438766, H01L 2131, H01L 213115
Patent
active
059181338
ABSTRACT:
Generally, the present invention relates to a semiconductor device having a dual thickness gate dielectric along the channel and a process of fabricating such a device. By providing a dual thickness gate dielectric, the gate dielectric can, for example, be optimized to the transistor and device performance can be enhanced.
REFERENCES:
patent: 4642881 (1987-02-01), Matsukawa et al.
patent: 4651406 (1987-03-01), Shimizu et al.
patent: 5254489 (1993-10-01), Nakata
patent: 5316981 (1994-05-01), Gardner et al.
patent: 5330920 (1994-07-01), Soleimani et al.
patent: 5352618 (1994-10-01), Larsen et al.
patent: 5498577 (1996-03-01), Fulford, Jr. et al.
patent: 5501996 (1996-03-01), Yang et al.
Gardner Mark I.
Paiz Robert
Advanced Micro Devices
Chaudhuri Olik
Coleman William David
LandOfFree
Semiconductor device having dual gate dielectric thickness along does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having dual gate dielectric thickness along, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having dual gate dielectric thickness along will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1386450