Asynchronously equillibrated and pre-charged static ram

Details Asynchronously equillibrated and pre-charged static ram Asynchronously equillibrated and pre-charged static ram

1980-06-30

1982-10-19

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Precharge

365190, G11C 700

Patent

active

043553770

ABSTRACT:
A static RAM (random access memory) is described wherein fully asynchronous active equilibration and precharging of the RAM's bit lines provides improved memory access time and lower active power dissipation. In the preferred embodiment, each change in the memory's row address is sensed for developing a clock pulse of a controlled duration. The clock pulse is received by a group of equilibrating transistors and a group of precharging transistors which are coupled to the memory's bit lines. When the clock pulse occurs, all the abovementioned transistors conduct to effect simultaneous equilibration and pre-charging of the bit lines.

REFERENCES:
patent: 3949385 (1976-04-01), Sonoda
patent: 3969708 (1976-07-01), Sonoda
patent: 4099265 (1978-07-01), Abe
patent: 4161040 (1979-07-01), Satoh
patent: 4272832 (1981-06-01), Ito

Affiliated with

Also associated with

Rating

Asynchronously equillibrated and pre-charged static ram does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Asynchronously equillibrated and pre-charged static ram, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronously equillibrated and pre-charged static ram will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1341313