Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-12-03
1999-07-20
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438305, M01L 21336
Patent
active
059267143
ABSTRACT:
A detached drain transistor including a semiconductor substrate, a source impurity distribution, a drain impurity distribution, a gate dielectric, and a conductive gate. The source impurity distribution is substantially contained within a source region of the semiconductor substrate. The drain impurity distribution is substantially contained within a detached drain region of the semiconductor substrate. The gate dielectric is formed on an upper surface of the semiconductor substrate. The conductive gate is formed on the gate dielectric and laterally disposed over a channel region of the semiconductor substrate. The channel region extends laterally between the source region of the semiconductor substrate and the detached drain region. The channel boundary of the detached drain region is laterally displaced from a first sidewall of the conductive gate by a detached displacement. Preferably, the gate dielectric is a thermal oxide having a thickness of approximately 20 to 200 angstroms. The conductive gate preferably comprises polysilicon having a sheet resistivity of less than approximately 500 .OMEGA./square. Alternatively, the conductive gate may comprise a metal of aluminum, copper, tungsten or alloys thereof. The lateral dimension of the conductive gate is ideally less than approximately 0.3 microns, while the drain displacement, in this embodiment, is approximately 500 to 1500 angstroms.
REFERENCES:
patent: 4222062 (1980-09-01), Trotter et al.
patent: 4818714 (1989-04-01), Haskell
patent: 4835112 (1989-05-01), Pfiester, et al.
patent: 4951100 (1990-08-01), Parillo
patent: 4994869 (1991-02-01), Matloubian et al.
patent: 5286664 (1994-02-01), Horiuchi
patent: 5341003 (1994-08-01), Obinata
patent: 5369297 (1994-11-01), Kusunoki et al.
patent: 5432106 (1995-07-01), Hong
patent: 5482880 (1996-01-01), Kaya et al.
patent: 5510279 (1996-04-01), Chien et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5547885 (1996-08-01), Ogoh
patent: 5576556 (1996-11-01), Takemura et al.
patent: 5580804 (1996-12-01), Joh
patent: 5583067 (1996-12-01), Sanchez
patent: 5629220 (1997-05-01), Yang
patent: 5654215 (1997-08-01), Gardner et al.
patent: 5656518 (1997-08-01), Gardner et al.
patent: 5696019 (1997-12-01), Chang
patent: 5705439 (1998-01-01), Chang
patent: 5789780 (1998-08-01), Fulford, Jr. et al.
Wolf, Stanley Silicon Processing For The VLSI Era, vol. 1: Process Technology, Lattice Press, pp. 280-300, 1986.
Streetman, Ben G., Solid State Electronic Devices, Fourth Edition, 1995 by Prentice-Hall, Inc., pp. 319-321 Month Unknown.
Streetman, Ben G., Solid State Electronic Devices, Second Edition, 1980 by Prentice-Hall, Inc., pp. 319-321 Month Unknown.
Ghandhi, Sorab "VLSI Fabrication Principles Silcion and Gallium Arsenide", Second Edition, John Wiley and Sons, Inc. pp 510, 514-517,535-537 and 576-577, 1994.
Fulford Jr. H. Jim
Gardner Mark I.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Kowert Robert C.
Lebentritt Michael S.
Niebling John F.
LandOfFree
Detached drain MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Detached drain MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detached drain MOSFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331039